NDLI: Optimal placement of training symbols for frequency acquisition: a Crame/spl acute/r-rao bound approach

Content Provider	IEEE Xplore Digital Library
Author	Nayak, A.R. Barry, R. McLaughlin, W.
Copyright Year	1965
Abstract	We consider the problem of training symbol placement for timing acquisition in digital magnetic recording systems that can be modeled as band-limited, baud-rate sampled systems with intersymbol interference and frequency offset. The conventional approach is to place known symbols at the start of the sector and use these at the detector to run a trained phase-locked loop (PLL). We introduce an additional degree of freedom by allowing arbitrary locations for the training symbols. We first consider a simplified system model where only the training symbols are written, or equivalently, the unknown data is assumed to be zero. We derive the modified Cramer-Rao bound (CRB) on the timing estimation error variance as a function of the training symbol locations and then derive the optimal training symbol placement strategy to minimize the CRB. The optimal strategy, called the split-preamble strategy, is to split the known symbols into two halves and place these at the beginning and at the end of the sector. Simulations with a proposed PLL-based method show that the split-preamble arrangement leads to a reduced frequency estimation error variance and also greatly reduces the occurrence of lost or added symbols, i.e., cycle slips. Finally, we present a simplified analysis of the problem when both known and unknown data are present, and show that the same arrangement also minimizes the CRB in this case
Sponsorship	IEEE Magnetics Society
Starting Page	1730
Ending Page	1742
Page Count	13
File Size	349376
File Format	PDF
ISSN	00189464
Volume Number	42
Issue Number	6
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-06-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Frequency Timing Phase locked loops Detectors Channel estimation USA Councils Phase detection Fading Digital magnetic recording Intersymbol interference training symbol placement CramÉr-Rao bound frequency offset phase-locked loop timing acquisition
Content Type	Text
Resource Type	Article
Subject	Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

The true Crame/spl acute/r-Rao lower bound for data-aided carrier-phase-independent time-delay estimation from linearly Modulated waveforms

Timing Recovery With Frequency Offset and Random Walk: Cramér–Rao Bound and a Phase- Locked Loop Postprocessor

Timing Recovery With Frequency Offset and Random Walk: Cramer–Rao Bound and a Phase-Locked Loop Postprocessor

Joint sampling clock offset and channel estimation for OFDM signals: Crame/spl acute/r-Rao bound and algorithms

Symbol Timing Recovery for CPM with Correlated Data Symbols

Timing estimation in multiple-antenna systems over Rayleigh flat-fading channels

Joint estimation of carrier offset and code timing for DS-CDMA with performance analysis

Comments on “A Combined Code Acquisition and Symbol Timing Recovery Method for TDS-OFDM”

Trellis-Based Optimal Baud-Rate Timing Recovery Loops for Magnetic Recording Systems

Optimal placement of training symbols for frequency acquisition: a Crame/spl acute/r-rao bound approach

Similar Documents

The true Crame/spl acute/r-Rao lower bound for data-aided carrier-phase-independent time-delay estimation from linearly Modulated waveforms

Timing Recovery With Frequency Offset and Random Walk: Cramér–Rao Bound and a Phase- Locked Loop Postprocessor

Timing Recovery With Frequency Offset and Random Walk: Cramer&#8211;Rao Bound and a Phase-Locked Loop Postprocessor

Joint sampling clock offset and channel estimation for OFDM signals: Crame/spl acute/r-Rao bound and algorithms

Symbol Timing Recovery for CPM with Correlated Data Symbols

Timing estimation in multiple-antenna systems over Rayleigh flat-fading channels

Joint estimation of carrier offset and code timing for DS-CDMA with performance analysis

Comments on “A Combined Code Acquisition and Symbol Timing Recovery Method for TDS-OFDM”

Trellis-Based Optimal Baud-Rate Timing Recovery Loops for Magnetic Recording Systems

Optimal placement of training symbols for frequency acquisition: a Crame/spl acute/r-rao bound approach

Timing Recovery With Frequency Offset and Random Walk: Cramer–Rao Bound and a Phase-Locked Loop Postprocessor