NDLI: Receivers with chip-level decision feedback equalizer for CDMA downlink channels

Content Provider	IEEE Xplore Digital Library
Author	Jinho Choi Seong Rag Kim Cheng-Chew Lim
Copyright Year	2002
Abstract	For the code division multiple access (CDMA) downlink channel, we investigate the decision feedback equalizer (DFE) at chip-level to effectively suppress multiple-access interference (MAI) when the spreading sequences are orthogonal. The structure of the receiver with the chip-level DFE has been investigated and the minimum mean-square error solution has been derived. Due to the inherent structure of the chip-level DFE, some iterative techniques with hard and soft decisions have been proposed. It is shown that the proposed receivers with the chip-level DFE can provide satisfactory performance. In comparison with the adaptive chip-level linear equalizer, the number of users can be doubled by using adaptive chip-level DFE at a bit-error rate of 10/sup -3/. Throughout the paper, we assume that scrambled orthogonal codes are used for spreading sequences.
Starting Page	300
Ending Page	314
Page Count	15
File Size	736460
File Format	PDF
ISSN	15361276
Volume Number	3
Issue Number	1
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Decision feedback equalizers Multiaccess communication Downlink Multiple access interference RAKE receivers Interference suppression Correlators Information filtering Information filters Nonlinear filters
Content Type	Text
Resource Type	Article
Subject	Applied Mathematics Electrical and Electronic Engineering Computer Science Applications

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Infinite-length implementation of linear chip-level equalizer by blind recursive filtering for the DS-CDMA downlink

An interference-suppressing RAKE receiver for the CDMA downlink

Multiple access interference suppression with linear chip equalizers in WCDMA downlink receivers

A decision-feedback equalizer with tentative chip feedback for the downlink of wideband CDMA

Chip-Level Adaptive Equalization for LAS CDMA Downlink

Adaptive channel equalization and interference suppression for CDMA downlink

Interference suppression in CDMA downlink through adaptive channel equalization

Precombining adaptive-order equalizer for downlink MAI suppression in CDMA systems

A chip level decision feedback equalizer for CDMA downlink channel with the Alamouti transmit diversity scheme

Receivers with chip-level decision feedback equalizer for CDMA downlink channels

Similar Documents

Infinite-length implementation of linear chip-level equalizer by blind recursive filtering for the DS-CDMA downlink

An interference-suppressing RAKE receiver for the CDMA downlink

Multiple access interference suppression with linear chip equalizers in WCDMA downlink receivers

A decision-feedback equalizer with tentative chip feedback for the downlink of wideband CDMA

Chip-Level Adaptive Equalization for LAS CDMA Downlink

Adaptive channel equalization and interference suppression for CDMA downlink

Interference suppression in CDMA downlink through adaptive channel equalization

Precombining adaptive-order equalizer for downlink MAI suppression in CDMA systems

A chip level decision feedback equalizer for CDMA downlink channel with the Alamouti transmit diversity scheme

Receivers with chip-level decision feedback equalizer for CDMA downlink channels