NDLI: Vectorized transforms in scalar processors

Please wait, while we are loading the content...

Vectorized transforms in scalar processors

Content Provider	IEEE Xplore Digital Library
Author	Trelewicz, J.Q. Mitchell, J.L. Brady, M.T.
Copyright Year	1991
Abstract	We disclose a generalized approach to creating efficient implementations of linear, orthogonal transforms, with specific examples discussed for the 8 x 8 DCT used in image compression. We connect this with a method for performing signed, parallel processing in scalar, off-the-shelf processors for integer transforms. Uniform data precision may be used, but is not required for the method. The coefficients resulting from the new algorithm converge more quickly than the approximation made to the coefficients. Furthermore, the new algorithm allows more control of the specific representation chosen for the coefficients, as is detailed below. The methods described were designed for addressing this need with two's-complement arithmetic. Data that can be processed in parallel, because of the algorithm structure, are packed in a "vector" format, described, into registers. Many signed arithmetic operations can be performed on these vectors, including addition, subtraction, multiplication by scalars, shifting, and others. When the parallel processing is completed, the vectors can be unpacked into scalar values for storage or subsequent processing. The importance of these methods lies in their handling of carries and borrows in the packed vector format. The generalized method is described. Notation is given at the beginning to establish consistency through the article. We discuss a generalized approach to integer transforms, using the DCT as a specific example. Then we detail the vector format, which allows vector computation in scalar processors of parallelizable algorithms. The IDCT is used as a numerical example in the discussion of the vector format. The results were developed for high-end printers (e.g., more than 100 pages per minute), where image compression and decompression must be performed in real time, either in FPGAs, or in embedded processors; however, the methods are applicable to a broad range of signal processing systems.
Starting Page	22
Ending Page	31
Page Count	10
File Size	587333
File Format	PDF
ISSN	10535888
Volume Number	19
Issue Number	4
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2002-07-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Signal processing algorithms Discrete cosine transforms Image coding Parallel processing Arithmetic Approximation algorithms Image converters Design methodology Concurrent computing Printers
Content Type	Text
Resource Type	Article
Subject	Applied Mathematics Signal Processing Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Vector processing in scalar processors for signal processing algorithms

DCT-Based Embedded Image Compression With a New Coefficient Sorting Method

A Discrete Tchebichef Transform Approximation for Image and Video Coding

A Fast 4 $times$ 4 Forward Discrete Tchebichef Transform Algorithm

Comparisons of fast 2D-DCT algorithms for parallel programmable digital signal processors

A residue number system implementation of real orthogonal transforms

Adaptive runlength coding

Improving DC coding models of JPEG arithmetic coder

Direct Computation of Type-II Discrete Hartley Transform

Vectorized transforms in scalar processors

Similar Documents

Vector processing in scalar processors for signal processing algorithms

DCT-Based Embedded Image Compression With a New Coefficient Sorting Method

A Discrete Tchebichef Transform Approximation for Image and Video Coding

A Fast 4 $times$ 4 Forward Discrete Tchebichef Transform Algorithm

Comparisons of fast 2D-DCT algorithms for parallel programmable digital signal processors

A residue number system implementation of real orthogonal transforms

Adaptive runlength coding

Improving DC coding models of JPEG arithmetic coder

Direct Computation of Type-II Discrete Hartley Transform

Vectorized transforms in scalar processors