NDLI: Fault tolerance in computing, compressing, and transmitting FFT data

Content Provider	IEEE Xplore Digital Library
Author	Redinbo, G.R. Manomohan, R.
Copyright Year	1972
Abstract	Remote-sensing applications often calculate the discrete Fourier transform of sampled data and then compress and encode it for transmission to a destination. However, all these operations are executed on computing resources potentially affected by failures. Methods are presented for integrating various fault detection capabilities throughout the data flow path so that the momentary failure of any subsystem will not allow contaminated data to go undetected. New techniques for protecting complete source coding schemes are exemplified by examining a lossy compression system that truncates fast Fourier transform (FFT) coefficients to zero, then compresses the data further by using lossless arithmetic coding. Novel methods protect arithmetic coding computations by internal algorithm checks. The arithmetic encoding and decoding operations and the transmission path are further protected by inserting sparse parity symbols dictated by a high-rate convolutional symbol-based code. This powerful approach introduces limited redundancy at the beginning of the system but performs detection at later stages. While the parity symbols degrade efficiency slightly, the overall compression gain is significant because of the run-length coding. Well-known fault tolerance measures for FFT algorithms are extended to detect errors in the lossy truncation operations, maintaining end-to-end protection. Simulations verify that all single subsystem errors are detected and the overhead costs are reasonable.
Starting Page	2095
Ending Page	2105
Page Count	11
File Size	184733
File Format	PDF
ISSN	00906778
Volume Number	49
Issue Number	12
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2001-12-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Fault tolerance Arithmetic Fault detection Power system protection Remote sensing Discrete Fourier transforms Source coding Fast Fourier transforms Encoding Decoding
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An algorithm-base fault tolerance (more than one error) using concurrent error detection for FFT processors

A fault-tolerant FFT processor

Fault-tolerant FFT data compression

Fault tolerance, channel coding and arithmetic source coding combined

A unified treatment of compact symmetric FFT code generation

Estimating Dependability of Parallel FFT Application using Fault Injection

A Modified Split-Radix FFT With Fewer Arithmetic Operations

Practical algorithm-based fault tolerant DFT system implementation on a hypercube multiprocessor

Arithmetic Test Strategy for FFT Processor

Fault tolerance in computing, compressing, and transmitting FFT data

Similar Documents

An algorithm-base fault tolerance (more than one error) using concurrent error detection for FFT processors

A fault-tolerant FFT processor

Fault-tolerant FFT data compression

Fault tolerance, channel coding and arithmetic source coding combined

A unified treatment of compact symmetric FFT code generation

Estimating Dependability of Parallel FFT Application using Fault Injection

A Modified Split-Radix FFT With Fewer Arithmetic Operations

Practical algorithm-based fault tolerant DFT system implementation on a hypercube multiprocessor

Arithmetic Test Strategy for FFT Processor

Fault tolerance in computing, compressing, and transmitting FFT data