NDLI: RSFQ circuitry realized in a SINIS technology process

Content Provider	IEEE Xplore Digital Library
Author	Khabipov, M.I. Balashov, D.V. Buchholz, F.-I. Kessel, W. Niemeyer, J.
Copyright Year	2002
Abstract	We have developed integrated circuits in rapid single flux quantum (RSFQ) impulse logic based on intrinsically shunted tunnel junctions as the active circuit elements. The circuits have been fabricated using superconductor-insulator-normalconductor-insulator-superconductor (SINIS) multilayer technology. The paper presents experimental results of the operation of various RSFQ circuits realized in different designs and layouts. The circuits comprise dc/SFQ and SFQ/dc converters, Josephson transmission lines (JTLs), T-flipflops, and analog key components. Functionality has been proved; the circuits have been found to operate correctly in switching. The circuits investigated have a critical current density of j/sub C/=400 A/cm/sup 2/ and a characteristic voltage of V/sub C/=165 /spl mu/V, the area of the smallest junction is A=24 /spl mu/m/sup 2/. The junctions exhibit nearly hysteresis-free current-voltage characteristics (hysteresis: less than 7%), the intra-wafer parameter spread for j/sub C/ is below /spl plusmn/8%. The margins of the bias current I/sub b/ of the circuits have been experimentally determined and found to be larger than /spl plusmn/24%. At preset, constant values of I/sub b/, the range of a separate bias current I/sub bsw/ fed to a switching stage integrated between two segments of JTL's is fully covered by the operation margins which are larger than /spl plusmn/56%.
Sponsorship	Council on Superconductivity Appl. Superconductivity Conference Inc MIT
Starting Page	4682
Ending Page	4687
Page Count	6
File Size	185508
File Format	PDF
ISSN	10518223
Volume Number	9
Issue Number	4
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1999-12-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Integrated circuit technology Josephson junctions Superconducting transmission lines Hysteresis Logic circuits Active circuits Superconducting integrated circuits Superconducting logic circuits Nonhomogeneous media DC-DC power converters
Content Type	Text
Resource Type	Article
Subject	Condensed Matter Physics Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

SINIS process development for integrated circuits with characteristic voltages exceeding 250 /spl mu/V

An elementary logic circuit employing superconducting Josephson tunneling gates

Experimental study of the RSFQ logic elements

Can RSFQ logic circuits be scaled to deep submicron junctions?

A 20-GHz FLUX-1 superconductor RSFQ microprocessor

Processing and characterization of high Jc NbN superconducting tunnel junctions for THz analog circuits and RSFQ

Macromodeling of Josephson logic circuits

SINIS junction series arrays for the Josephson arbitrary waveform synthesizer

Bit-Error-Rate Measurements of RSFQ Shift Register Memories

RSFQ circuitry realized in a SINIS technology process

Similar Documents

SINIS process development for integrated circuits with characteristic voltages exceeding 250 /spl mu/V

An elementary logic circuit employing superconducting Josephson tunneling gates

Experimental study of the RSFQ logic elements

Can RSFQ logic circuits be scaled to deep submicron junctions?

A 20-GHz FLUX-1 superconductor RSFQ microprocessor

Processing and characterization of high Jc NbN superconducting tunnel junctions for THz analog circuits and RSFQ

Macromodeling of Josephson logic circuits

SINIS junction series arrays for the Josephson arbitrary waveform synthesizer

Bit-Error-Rate Measurements of RSFQ Shift Register Memories

RSFQ circuitry realized in a SINIS technology process