NDLI: Message delay and queue-size analysis for circuit-switched TDMA systems

Content Provider	IEEE Xplore Digital Library
Author	Rubin, I. Zhang, Z.
Copyright Year	1972
Abstract	A multiple-access communications channel which is shared among network stations using a circuit-switched time-division multiple-access (CS-TDMA) scheme is examined. Each station is allocated a fixed number of slots (N) during each frame. The authors carry out queue-size message delay analysis for CS-TDMA systems. They derive the generating function of the queue size and of the waiting time distribution for a discrete-time Geom/sup (x)//Geom/N queuing system. This result is used to obtain the generating function of the system size for the CS-TDMA scheme. The associated computation requires the solution of (N+1)2/sup N/ linear equations. To derive a more computationally effective procedure, tight lower and upper bounds are obtained, requiring the solution of at most 3N linear equations. The authors prove that a slot allocation scheme which distributes station slots uniformly over the frame yields a message delay lower bound. The application of the results to the analysis of demand-assigned CS-TDMA systems is also discussed.<>
Starting Page	905
Ending Page	914
Page Count	10
File Size	911990
File Format	PDF
ISSN	00906778
Volume Number	39
Issue Number	6
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1991-06-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Delay Queueing analysis Circuit analysis Time division multiple access Communication switching Equations Information rates Switching circuits Satellites Telemetry
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Message delay analysis for TDMA schemes using contiguous-slot assignments

Message delay analysis of multiclass priority TDMA, FDMA, and discrete-time queueing systems

Bounds on the mean system-size and delay for a movable-boundary integrated circuit and packet switched communications channel

Bounds on the mean system-size and delay for a movable-boundary integrated circuit and packet switched communications channel

Message delay analysis for deterministic Ethernert based on TDMA scheme

Packet-Switched Performance with Different Circuit-Switched Routing Procedures in Nonhierarchical Integrated Circuit-Switched and Packet-Switched Networks

Delay Analysis of a Time Division Multiple Access (TDMA) Channel

Message Delay in TDMA Channels with Contiguous Output

Delay and queue size analysis of TDMA with general traffic

Message delay and queue-size analysis for circuit-switched TDMA systems

Similar Documents

Message delay analysis for TDMA schemes using contiguous-slot assignments

Message delay analysis of multiclass priority TDMA, FDMA, and discrete-time queueing systems

Bounds on the mean system-size and delay for a movable-boundary integrated circuit and packet switched communications channel

Bounds on the mean system-size and delay for a movable-boundary integrated circuit and packet switched communications channel

Message delay analysis for deterministic Ethernert based on TDMA scheme

Packet-Switched Performance with Different Circuit-Switched Routing Procedures in Nonhierarchical Integrated Circuit-Switched and Packet-Switched Networks

Delay Analysis of a Time Division Multiple Access (TDMA) Channel

Message Delay in TDMA Channels with Contiguous Output

Delay and queue size analysis of TDMA with general traffic

Message delay and queue-size analysis for circuit-switched TDMA systems