NDLI: Zero-crossing DPLL bit synchronizer with pattern jitter compensation

Content Provider	IEEE Xplore Digital Library
Author	Ogmundson, P.G. Driessen, P.F.
Copyright Year	1972
Abstract	A digital phase-locked loop (DPLL) bit synchronizer that tracks the zero crossings of a bandlimited binary signal is discussed. The synchronizer reduces pattern jitter or self noise with a compensation signal in the synchronizer feedback loop without using a prefilter. Analytical results are derived for the timing jitter variance (additive noise and self noise) of the synchronizer. Computer simulations and laboratory measurements are shown to verify the effectiveness of the pattern jitter compensation techinque for a synchronizer operating with both spectral raised cosine signaling pulses as well as for signaling pulses generated by a realizable filter network. Implementation of the pattern jitter compensation method in an adaptive synchronizer structure for applications where a priori knowledge of the signaling pulse shape is not available is also discussed.<>
Starting Page	603
Ending Page	612
Page Count	10
File Size	843801
File Format	PDF
ISSN	00906778
Volume Number	39
Issue Number	4
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1991-04-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Pulse measurements Additive noise Phase locked loops Tracking loops Noise reduction Feedback loop Analysis of variance Timing jitter Computer simulation Laboratories
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

First-Order Digital Phase Lock Loop with Continuous Locking

Non-coherent SCCS bit tracking loop

Variable bandwidth DPLL bit synchronizer with rapid acquisition implemented as a finite state machine

Simulation technique for noise and timing jitter in phase locked loop

A new symbol synchronizer with reduced timing jitter for QAM systems

New Phase-Locked Loop Design: Understanding the Impact of a Phase-Tracking Channel Detector

Phase locked loop with extended range phase detector

Timing jitter analysis of optimum non-data-aided symbol synchronizer for QAM

Linear Phase-Locked Loop Theory for Cyclostationary Input Disturbances

Zero-crossing DPLL bit synchronizer with pattern jitter compensation

Similar Documents

First-Order Digital Phase Lock Loop with Continuous Locking

Non-coherent SCCS bit tracking loop

Variable bandwidth DPLL bit synchronizer with rapid acquisition implemented as a finite state machine

Simulation technique for noise and timing jitter in phase locked loop

A new symbol synchronizer with reduced timing jitter for QAM systems

New Phase-Locked Loop Design: Understanding the Impact of a Phase-Tracking Channel Detector

Phase locked loop with extended range phase detector

Timing jitter analysis of optimum non-data-aided symbol synchronizer for QAM

Linear Phase-Locked Loop Theory for Cyclostationary Input Disturbances

Zero-crossing DPLL bit synchronizer with pattern jitter compensation