NDLI: Flow control schemes and delay/loss tradeoff in ATM networks

Content Provider	IEEE Xplore Digital Library
Author	Ohnishi, H. Okada, T. Noguchi, K.
Copyright Year	1983
Abstract	Performance and flow control mechanisms, which represent ATM (asynchronous transfer mode) flexibility, are discussed. To control performance, delay- and/or loss-sensitive service classes, and two mechanisms to realize these classes, are proposed. It is shown that it is possible to have better performance than with other mechanisms, such as no-class distinction or simple priority methods. It is further suggested that this performance controllability results in the provision of multiple logical services, including quasi-STM (synchronous transfer mode; compatible with circuit switching), by an ATM network. ATM flow control is based on a call-oriented resource allocation mechanism similar to circuit switching. The concepts of call/line bit rate ratio and multiplexing degree are seen to be significant for efficient use of resources. When the network handles calls with large call/line bit rate ratios, user-specified flow control parameters at the call setup phase are important for resource assignment. The definition of two types of maximum throughput of each call and its usage for resource management are proposed.<>
Starting Page	1609
Ending Page	1616
Page Count	8
File Size	797343
File Format	PDF
ISSN	07338716
Volume Number	6
Issue Number	9
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1988-12-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Intelligent networks Asynchronous transfer mode Communication system control Packet switching Bit rate Controllability Switching circuits Communication system traffic control B-ISDN Performance loss
Content Type	Text
Resource Type	Article
Subject	Computer Networks and Communications Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A control-ahead ATM switch architecture and its performance

Available bit rate congestion control in ATM networks: developing explicit rate control algorithms

The available bit rate service for data in ATM networks

Nonblocking architectures for ATM switching

Call admission control schemes: a review

CITT E.700 recommendation series-a framework for traffic engineering of ISDN

A cell loss recovery method using FEC in ATM networks

An analysis of statistical multiplexing in an ATM transport network

Dynamic call admission control in ATM networks

Flow control schemes and delay/loss tradeoff in ATM networks

Similar Documents

A control-ahead ATM switch architecture and its performance

Available bit rate congestion control in ATM networks: developing explicit rate control algorithms

The available bit rate service for data in ATM networks

Nonblocking architectures for ATM switching

Call admission control schemes: a review

CITT E.700 recommendation series-a framework for traffic engineering of ISDN

A cell loss recovery method using FEC in ATM networks

An analysis of statistical multiplexing in an ATM transport network

Dynamic call admission control in ATM networks

Flow control schemes and delay/loss tradeoff in ATM networks