NDLI: High speed power system for Josephson logic

Content Provider	IEEE Xplore Digital Library
Author	Arnett, P.
Copyright Year	1965
Abstract	The design of an ac power distribution system suitable for 16 chips with 1k Josephson logic circuits each was tested for power signal amplitude variations and phase skews over the frequency range 0-500 MHz. The lowest resonant frequency resulting from transformer inductance and power line capacitance to ground occurs at 450 MHz - somewhat higher, and therefore better, than that predicted by simulations. The frequency response of ac currents delivered to the chips is nearly flat from 50 MHz to 250 MHz. Below 50 MHz, currents, decrease because the resistive load becomes comparable to the inductive; and above 250 MHz, currents increase as the frequency approaches the resonance. Amplitude and phase variations are independently measured by a novel technique using Josephson devices on chip. Phase skews in the system are quite small, for example, at 200 MHz the maximum phase difference in the system is less than 2 degrees. Amplitude variations are more significant - about 16 % at 200 MHz which while acceptable, are larger than anticipated below the lowest resonant frequency and may be due to test limitations arising from placing the entire system on a single chip.
Sponsorship	IEEE Magnetics Society
Starting Page	1233
Ending Page	1235
Page Count	3
File Size	1150915
File Format	PDF
ISSN	00189464
Volume Number	16
Issue Number	5
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1980-09-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Power systems Josephson junctions Resonant frequency Circuit testing System testing Signal design Power distribution Logic testing Inductance Capacitance
Content Type	Text
Resource Type	Article
Subject	Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Power distribution in a Josephson package environment

Properties of parametric amplifiers using Josephson junctions with external pumping

A DC-powered Josephson flip-flop

Low crosstalk packaging design for Josephson logic circuits

High-speed Josephson processor technology

High performance data processing in Josephson technology

A Josephson tunnelling logic adder

High-frequency on-chip inductance model

High-speed Josephson integrated circuit technology

High speed power system for Josephson logic

Similar Documents

Power distribution in a Josephson package environment

Properties of parametric amplifiers using Josephson junctions with external pumping

A DC-powered Josephson flip-flop

Low crosstalk packaging design for Josephson logic circuits

High-speed Josephson processor technology

High performance data processing in Josephson technology

A Josephson tunnelling logic adder

High-frequency on-chip inductance model

High-speed Josephson integrated circuit technology

High speed power system for Josephson logic