NDLI: A 60-ns access time plated-wire electrically alterable ROM

Content Provider	IEEE Xplore Digital Library
Author	Sakai, S. Suzuki, T. Yamagishi, K.
Copyright Year	1965
Abstract	A high-speed easy-rewrite read-only memory has been developed utilizing 0.1-mm plated wires with multilayered NDRO thin film 4800 Å thick. Plated wires are put into grooves molded in a plastic sheet by forming wires which are slightly larger than the plated wires. The digit sheet is sandwiched between word lines formed by two turns of a pair of copper wires. Keepers are not used because of high-speed operation. Both word and digit lines are spaced at 1.0 mm center-to-center. An average output voltage of 12 mV was obtained for a word current of 400 mA with a rise time of 15 ns. IC has been used for most of the peripheral circuits. Word lines are selected by transistor matrix. An access time of 60 ns for a memory capacity of 1024 words by 144 bits was obtained.
Sponsorship	IEEE Magnetics Society
Starting Page	498
Ending Page	501
Page Count	4
File Size	356711
File Format	PDF
ISSN	00189464
Volume Number	7
Issue Number	3
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1971-09-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Read only memory Wires Voltage Copper History Transistors Testing Writing Fluctuations Debugging
Content Type	Text
Resource Type	Article
Subject	Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A plated wire read only memory module

R-MRAM: A ROM-Embedded STT MRAM Cache

Dual-electron-injector-structure electrically alterable read-only-memory modeling studies

An 8192-bit electrically alterable ROM employing a one-transistor cell with floating gate

Relationship of some processing variables to plated-wire memory properties

Electrically alterable avalanche-injection-type MOS READ-ONLY memory with stacked-gate structure

"A fully-decoded 2048-bit avalanche-injection type, electrically alterable ROM"

Effects of film discontinuities on sense voltage in magnetic plated wires

A read only 70-NS waffle iron memory

A 60-ns access time plated-wire electrically alterable ROM

Similar Documents

A plated wire read only memory module

R-MRAM: A ROM-Embedded STT MRAM Cache

Dual-electron-injector-structure electrically alterable read-only-memory modeling studies

An 8192-bit electrically alterable ROM employing a one-transistor cell with floating gate

Relationship of some processing variables to plated-wire memory properties

Electrically alterable avalanche-injection-type MOS READ-ONLY memory with stacked-gate structure

"A fully-decoded 2048-bit avalanche-injection type, electrically alterable ROM"

Effects of film discontinuities on sense voltage in magnetic plated wires

A read only 70-NS waffle iron memory

A 60-ns access time plated-wire electrically alterable ROM