NDLI: High-density very efficient magnetic film memory arrays

Content Provider	IEEE Xplore Digital Library
Author	Pohm, A. Jish-Min Wang Lee, F. Schnasse, W. Smay, T.
Copyright Year	1965
Abstract	Partially populated arrays using very small efficient DRO magnetic film memory cells have been constructed and tested to demonstrate the packaging and performance compatibility of such cells with integrated circuits. The experimental cells were made by vapor deposition of Permalloy, copper, and other materials through a mask in a flat wire configuration with an easy direction along the wire and a closed hard direction. A multiturn sense/digit line increased signal level and reduced drive current. cell densities from 4000 to 64 000 bit/in²have been examined. A typical cross section for an array consisted of 1200 Å Permalloy films with 0.002-inch-wide word lines on 0.004-inch centers with five-turn digit lines on 0.015-inch centers (16 000 bit/in). Word currents for the 0.002-inch-wide word lines were typically 80 to 100 mA. Digit currents for the five-turn digit lines were typically 8 to 12 mA, and signal outputs were typically 5 to 7 mV with signals 15 ns in duration.
Sponsorship	IEEE Magnetics Society
Starting Page	408
Ending Page	412
Page Count	5
File Size	584481
File Format	PDF
ISSN	00189464
Volume Number	5
Issue Number	3
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1969-09-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Magnetic films Integrated circuit packaging Circuit testing Wire Signal design Fabrication Semiconductor films Conducting materials Glass Substrates
Content Type	Text
Resource Type	Article
Subject	Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A magnetic, thin-film, integrated circuit memory system

Plated-wire memories--Problems and progress

Laser-patterned interconnect for thin-film hybrid wafer-scale circuits

The fabrication and characterization of EEPROM arrays on glass using a low-temperature poly-Si TFT process

Multilayer processing for magnetic film memory devices

How to make an ideal HBT and sell it too

Feasibility model of a 10⁷bit magnetic-film memory

Polycrystalline silicon-germanium thin-film transistors

The design, fabrication and test of 16k bubble memory chips

High-density very efficient magnetic film memory arrays

Similar Documents

A magnetic, thin-film, integrated circuit memory system

Plated-wire memories--Problems and progress

Laser-patterned interconnect for thin-film hybrid wafer-scale circuits

The fabrication and characterization of EEPROM arrays on glass using a low-temperature poly-Si TFT process

Multilayer processing for magnetic film memory devices

How to make an ideal HBT and sell it too

Feasibility model of a 107bit magnetic-film memory

Polycrystalline silicon-germanium thin-film transistors

The design, fabrication and test of 16k bubble memory chips

High-density very efficient magnetic film memory arrays

Feasibility model of a 10⁷bit magnetic-film memory