NDLI: A New TRNG Based on Coherent Sampling With Self-Timed Rings

Content Provider	IEEE Xplore Digital Library
Author	Martin, H. Peris-Lopez, P. Tapiador, J.E. San Millan, E.
Copyright Year	2005
Abstract	Random numbers play a key role in applications such as industrial simulations, laboratory experimentation, computer games, and engineering problem solving. The design of new true random generators (TRNGs) has attracted the attention of the research community for many years. Designs with little hardware requirements and high throughput are demanded by new and powerful applications. In this paper, we introduce the design of a novel TRNG based on the coherent sampling (CS) phenomenon. Contrary to most designs based on this phenomenon, ours uses self-timed rings (STRs) instead of the commonly employed ring oscillators (ROs). Our design has two key advantages over existing proposals based on CS. It does not depend on the FPGA vendor used and does not need manual placement and routing in the manufacturing process, resulting in a highly portable generator. Our experiments show that the TRNG offers a very high throughput with a moderate cost in hardware. The results obtained with ENT, DIEHARD, and National Institute of Standards and Technology (NIST) statistical test suites evidence that the output bitstream behaves as a truly random variable.
Sponsorship	IEEE Industrial Electronics Society
Starting Page	91
Ending Page	100
Page Count	10
File Size	1276416
File Format	PDF
ISSN	15513203
Volume Number	12
Issue Number	1
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2016-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Field programmable gate arrays Phase locked loops Clocks Informatics Generators Hardware Proposals FPGAs TRNG Coherent sampling Self-timed Ring true random generator (TRNG) Coherent sampling (CS) self-timed ring (STR)
Content Type	Text
Resource Type	Article
Subject	Control and Systems Engineering Information Systems Electrical and Electronic Engineering Computer Science Applications

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Comparison of Self-Timed Ring and Inverter Ring Oscillators as Entropy Sources in FPGAs

Comparison of Self-Timed Ring and Inverter Ring Oscillators as Entropy Sources in FPGAs

A Self-timed Ring Based True Random Number Generator

A Self-timed Ring Based True Random Number Generator

Self-timed rings as low-phase noise programmable oscillators

Self-timed rings as low-phase noise programmable oscillators

Digital random bit generators implemented in FPGAs offered by various manufacturers

Dual-Metastability Time-Competitive True Random Number Generator

Simple true random number generator for any semi-conductor technology

A New TRNG Based on Coherent Sampling With Self-Timed Rings

Similar Documents

Comparison of Self-Timed Ring and Inverter Ring Oscillators as Entropy Sources in FPGAs

Comparison of Self-Timed Ring and Inverter Ring Oscillators as Entropy Sources in FPGAs

A Self-timed Ring Based True Random Number Generator

A Self-timed Ring Based True Random Number Generator

Self-timed rings as low-phase noise programmable oscillators

Self-timed rings as low-phase noise programmable oscillators

Digital random bit generators implemented in FPGAs offered by various manufacturers

Dual-Metastability Time-Competitive True Random Number Generator

Simple true random number generator for any semi-conductor technology

A New TRNG Based on Coherent Sampling With Self-Timed Rings