NDLI: An FPGA Architecture and CAD Flow Supporting Dynamically Controlled Power Gating

Content Provider	IEEE Xplore Digital Library
Author	Bsoul, A.A.M. Wilton, S.J.E. Kuen Hung Tsoi Luk, W.
Copyright Year	1993
Abstract	Leakage power is an important component of the total power consumption in field-programmable gate arrays (FPGAs) built using 90-nm and smaller technology nodes. Power gating was shown to be effective at reducing the leakage power. Previous techniques focus on turning OFF unused FPGA resources at configuration time; the benefit of this approach depends on resource utilization. In this paper, we present an FPGA architecture that enables dynamically controlled power gating, in which FPGA resources can be selectively powered down at run-time. This could lead to significant overall energy savings for applications having modules with long idle times. We also present a CAD flow that can be used to map applications to the proposed architecture. We study the area and power tradeoffs by varying the different FPGA architecture parameters and power gating granularity. The proposed CAD flow is used to map a set of benchmark circuits that have multiple power-gated modules to the proposed architecture. Power savings of up to 83% are achievable for these circuits. Finally, we study a control system of a robot that is used in endoscopy. Using the proposed architecture combined with clock gating results in up to 19% energy savings in this application.
Sponsorship	IEEE Computer Society Association for Computing Machinery (ACM)/SIGDA IEEE Computer Society Technical Committee on Design Automation
Starting Page	178
Ending Page	191
Page Count	14
File Size	9816480
File Format	PDF
ISSN	10638210
Volume Number	24
Issue Number	1
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2016-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Field programmable gate arrays Switches Routing Power control Multiplexing Design automation Computer aided design field-programmable gate arrays power gating static/leakage power
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An FPGA architecture supporting dynamically controlled power gating

Combined Architecture/Algorithm Approach to Fast FPGA Routing

FPGA power and timing optimization: architecture, process, and CAD

AMDREL: a novel low-energy FPGA architecture and supporting CAD tool design flow

Device and Architecture Cooptimization for FPGA Power Reduction

Low-Power Programmable FPGA Routing Circuitry

Improving FPGA routing architectures using architecture and CAD interactions

High-level synthesis-based design methodology for Dynamic Power-Gated FPGAs

Minimizing FPGA interconnect delays

An FPGA Architecture and CAD Flow Supporting Dynamically Controlled Power Gating

Similar Documents

An FPGA architecture supporting dynamically controlled power gating

Combined Architecture/Algorithm Approach to Fast FPGA Routing

FPGA power and timing optimization: architecture, process, and CAD

AMDREL: a novel low-energy FPGA architecture and supporting CAD tool design flow

Device and Architecture Cooptimization for FPGA Power Reduction

Low-Power Programmable FPGA Routing Circuitry

Improving FPGA routing architectures using architecture and CAD interactions

High-level synthesis-based design methodology for Dynamic Power-Gated FPGAs

Minimizing FPGA interconnect delays

An FPGA Architecture and CAD Flow Supporting Dynamically Controlled Power Gating