NDLI: A Standard-Cell-Design-Flow Compatible Energy-Recycling Logic With 70% Energy Saving

Content Provider	IEEE Xplore Digital Library
Author	Lee, C.-Y. Hsieh, P.-H. Yang, C.-H.
Copyright Year	2004
Abstract	This paper presents an energy-recycling micro-architecture and the associated adiabatic logic for ultra-low energy applications, such as implantable bioelectronics. The proposed design achieves low power by transferring and recycling energy between digital logic blocks along with the signal propagation. The CMOS-like layout methodology allows the adiabatic logic core to be synthesized and auto-placed-and-routed with current EDA tools for complex digital systems. A 50% energy saving can be achieved for up to 100 MHz compared to conventional static CMOS logic. As a proof of concept, a 14-tap 8-bit finite impulse response (FIR) filter has been implemented in 90-nm CMOS for implantable neural signal processing. With only 16% area overhead compared to the static CMOS counterpart, the proposed design achieves 70% to 53% of energy reduction for 87 kHz to 410 kHz from a 1 V supply. The FIR filter realized with the proposed energy-recycling logic achieves an FoM of 5.33 nW/MHz/Tap/In-bit/Coeff-bit, yielding a 1.9$\times$ to 42$\times$ higher energy efficiency than the state-of-the-art custom energy-efficient FIR designs.
Sponsorship	IEEE Circuits and Systems Society
Starting Page	70
Ending Page	79
Page Count	10
File Size	2833456
File Format	PDF
ISSN	15498328
Volume Number	63
Issue Number	1
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2016-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Adiabatic CMOS integrated circuits Computer architecture Recycling Clocks Rails Finite impulse response filters power minimization Adiabatic logic energy recycling
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Clocked CMOS adiabatic logic with integrated single-phase power-clock supply

A Design Technique for Energy Reduction in NORA CMOS Logic

Energy-Efficient Low-Latency 600 MHz FIR With High-Overdrive Charge-Recovery Logic

Body-Bias-Driven Design Strategy for Area- and Performance-Efficient CMOS Circuits

Charge Recycling in Power-Gated CMOS Circuits

Variable Input Delay CMOS Logic for Low Power Design

Analysis and Design of an Efficient Irreversible Energy Recovery Logic in 0.18-$mu$m CMOS

Design of Adiabatic Dynamic Differential Logic for DPA-Resistant Secure Integrated Circuits

True single-phase adiabatic circuitry

A Standard-Cell-Design-Flow Compatible Energy-Recycling Logic With 70% Energy Saving

Similar Documents

Clocked CMOS adiabatic logic with integrated single-phase power-clock supply

A Design Technique for Energy Reduction in NORA CMOS Logic

Energy-Efficient Low-Latency 600 MHz FIR With High-Overdrive Charge-Recovery Logic

Body-Bias-Driven Design Strategy for Area- and Performance-Efficient CMOS Circuits

Charge Recycling in Power-Gated CMOS Circuits

Variable Input Delay CMOS Logic for Low Power Design

Analysis and Design of an Efficient Irreversible Energy Recovery Logic in 0.18-$mu$m CMOS

Design of Adiabatic Dynamic Differential Logic for DPA-Resistant Secure Integrated Circuits

True single-phase adiabatic circuitry

A Standard-Cell-Design-Flow Compatible Energy-Recycling Logic With 70% Energy Saving