NDLI: Combining Static and Dynamic Data Coalescing in Unified Parallel C

Content Provider	IEEE Xplore Digital Library
Author	Alvanos, M. Farreras, M. Tiotto, E. Amaral, J.N. Martorell, X.
Copyright Year	1990
Abstract	Significant progress has been made in the development of programming languages and tools that are suitable for hybrid computer architectures that group several shared-memory multicores interconnected through a network. This paper addresses important limitations in the code generation for partitioned global address space (PGAS) languages. These languages allow fine-grained communication and lead to programs that perform many fine-grained accesses to data. When the data is distributed to remote computing nodes, code transformations are required to prevent performance degradation. Until now code transformations to PGAS programs have been restricted to the cases where both the physical mapping of the data or the number of processing nodes are known at compilation time. In this paper, a novel application of the inspector-executor model overcomes these limitations and allows profitable code transformations, which result in fewer and larger messages sent through the network, when neither the data mapping nor the number of processing nodes are known at compilation time. A performance evaluation reports both scaling and absolute performance numbers on up to 32,768 cores of a Power 775 supercomputer. This evaluation indicates that the compiler transformation results in speedups between 1.15x and 21x over a baseline and that these automated transformations achieve up to 63 percent the performance of the MPI versions.
Sponsorship	IEEE Computer Society
Starting Page	381
Ending Page	393
Page Count	13
File Size	1323708
File Format	PDF
ISSN	10459219
Volume Number	27
Issue Number	2
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2016-02-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Runtime Message systems Distributed databases Electronics packaging Indexes Optimization Programming Performance Evaluation Unified Parallel C Partitioned Global Address Space One-Sided Communication performance evaluation Unified parallel C partitioned global address space one-sided communication
Content Type	Text
Resource Type	Article
Subject	Signal Processing Computational Theory and Mathematics Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Automatically Tuning Collective Communication for One-Sided Programming Models

Problems with using MPI 1.1 and 2.0 as compilation targets for parallel language implementations

Compiling global name-space parallel loops for distributed execution

Design and Implementation of an Extended Collectives Library for Unified Parallel C

FSHMEM: Supporting Partitioned Global Address Space on FPGAs for Large-Scale Hardware Acceleration Infrastructure

Runtime incremental parallel scheduling (RIPS) on distributed memory computers

Performance Evaluation of Unified Parallel C for Molecular Dynamics

Problems with using MPI 1.1 and 2.0 as compilation targets for parallel language implementations

Can GPGPU Programming Be Liberated from the Data-Parallel Bottleneck?

Combining Static and Dynamic Data Coalescing in Unified Parallel C

Similar Documents

Automatically Tuning Collective Communication for One-Sided Programming Models

Problems with using MPI 1.1 and 2.0 as compilation targets for parallel language implementations

Compiling global name-space parallel loops for distributed execution

Design and Implementation of an Extended Collectives Library for Unified Parallel C

FSHMEM: Supporting Partitioned Global Address Space on FPGAs for Large-Scale Hardware Acceleration Infrastructure

Runtime incremental parallel scheduling (RIPS) on distributed memory computers

Performance Evaluation of Unified Parallel C for Molecular Dynamics

Problems with using MPI 1.1 and 2.0 as compilation targets for parallel language implementations

Can GPGPU Programming Be Liberated from the Data-Parallel Bottleneck?

Combining Static and Dynamic Data Coalescing in Unified Parallel C