NDLI: Accelerating Architectural Simulation Via Statistical Techniques: A Survey

Content Provider	IEEE Xplore Digital Library
Author	Guo, Q. Chen, T. Chen, Y. Franchetti, F.
Copyright Year	1982
Abstract	In computer architecture research and development, simulation is a powerful way of acquiring and predicting processor behaviors. While architectural simulation has been extensively utilized for computer performance evaluation, design space exploration, and computer architecture assessment, it still suffers from the high computational costs in practice. Specifically, the total simulation time is determined by the simulator’s raw speed and the total number of simulated instructions. The simulator’s speed can be improved by enhanced simulation infrastructures (e.g., simulators with high-level abstraction, parallel simulators, and hardware-assisted simulators). Orthogonal to these work, recent studies also managed to significantly reduce the total number of simulated instructions with a slight loss of accuracy. Interestingly, we observe that most of these work are built upon statistical techniques. This survey presents a comprehensive review to such studies and proposes a taxonomy based on the sources of reduction. In addition to identifying the similarities and differences of state-of-the-art approaches, we further discuss insights gained from these studies as well as implications for future research.
Sponsorship	IEEE Council on Electronic Design Automation IEEE Circuits and Systems Society
Starting Page	433
Ending Page	446
Page Count	14
File Size	1058824
File Format	PDF
ISSN	02780070
Volume Number	35
Issue Number	3
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2016-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Computational modeling Benchmark testing Sociology Statistics Computer architecture Integrated circuit modeling Standards regression architectural simulation statistical methods design space exploration
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Electrical and Electronic Engineering Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Architectural Exploration of Large-Scale Hierarchical Chip Multiprocessors

Layout-dependent fault analysis and test synthesis for CMOS circuits

SUPREM 3.5-process modeling of GaAs integrated circuit technology

Statistical Simulation of the IC Manufacturing Process

SubIslands: the probabilistic match assignment algorithm for subcircuit recognition

A cache-based method for accelerating switch-level simulation

SaPOSM: an optimization method applied to parameter extraction of MOSFET models

Closing the gap between analog and digital testing

3-valued trace-based fault simulation of synchronous sequential circuits

Accelerating Architectural Simulation Via Statistical Techniques: A Survey

Similar Documents

Architectural Exploration of Large-Scale Hierarchical Chip Multiprocessors

Layout-dependent fault analysis and test synthesis for CMOS circuits

SUPREM 3.5-process modeling of GaAs integrated circuit technology

Statistical Simulation of the IC Manufacturing Process

SubIslands: the probabilistic match assignment algorithm for subcircuit recognition

A cache-based method for accelerating switch-level simulation

SaPOSM: an optimization method applied to parameter extraction of MOSFET models

Closing the gap between analog and digital testing

3-valued trace-based fault simulation of synchronous sequential circuits

Accelerating Architectural Simulation Via Statistical Techniques: A Survey