NDLI: High-Throughput Power-Efficient VLSI Architecture of Fractional Motion Estimation for Ultra-HD HEVC Video Encoding

Content Provider	IEEE Xplore Digital Library
Author	Gang He Dajiang Zhou Yunsong Li Zhixiang Chen Tianruo Zhang Goto, S.
Copyright Year	1993
Abstract	Fractional motion estimation (FME) significantly enhances video compression efficiency, but its high computational complexity also limits the real-time processing capability. In this brief, we present a VLSI implementation of FME design in High Efficiency Video Coding for ultrahigh definition video applications. We first propose a bilinear quarter pixel approximation, together with a search pattern based on it to reduce the complexity of interpolation and fractional search process. Furthermore, a data reuse strategy is exploited to reduce the hardware cost of transform. In addition, using the considered pixel parallelism and dedicated access pattern for memory, we fully pipeline the computation and achieve high hardware utilization. This design has been implemented as a 65-nm CMOS chip and verified. The measured throughput reaches 995 Mpixels/s for 7680 × 4320 30 frames/s at 188 MHz, at least 4.7 times faster than prior arts. The corresponding power dissipation is 198.6 mW, with a power efficiency of 0.2 nJ/pixel. Due to the optimization, our work achieves more than 52% improvement on power efficiency, relative to previous works in H.264.
Sponsorship	IEEE Computer Society Association for Computing Machinery (ACM)/SIGDA IEEE Computer Society Technical Committee on Design Automation
Starting Page	3138
Ending Page	3142
Page Count	5
File Size	1801808
File Format	PDF
ISSN	10638210
Volume Number	23
Issue Number	12
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Transforms Hardware Encoding Throughput Interpolation Very large scale integration Complexity theory VLSI architecture. Chip implementation fractional motion estimation (FME) High Efficiency Video Coding (HEVC) ultra high definition (ultra-HD) VLSI architecture
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

VLSI implementation of fractional motion estimation interpolation for high efficiency video coding

Fast Motion Estimation Algorithm and Design for Real Time QFHD High Efficiency Video Coding

Ultra-High-Throughput VLSI Architecture of H.265/HEVC CABAC Encoder for UHDTV Applications

A Hardware-Efficient Multi-Resolution Block Matching Algorithm and its VLSI Architecture for High Definition MPEG-Like Video Encoders

Merge Mode Estimation for a Hardware-Based HEVC Encoder

Algorithm and Architecture Design of the H.265/HEVC Intra Encoder

A Reconfigurable Hardware Architecture for Fractional Pixel Interpolation in High Efficiency Video Coding

A 249-Mpixel/s HEVC Video-Decoder Chip for 4K Ultra-HD Applications

Parallel very large-scale integration chip implementation of optimal fractional motion estimation

High-Throughput Power-Efficient VLSI Architecture of Fractional Motion Estimation for Ultra-HD HEVC Video Encoding

Similar Documents

VLSI implementation of fractional motion estimation interpolation for high efficiency video coding

Fast Motion Estimation Algorithm and Design for Real Time QFHD High Efficiency Video Coding

Ultra-High-Throughput VLSI Architecture of H.265/HEVC CABAC Encoder for UHDTV Applications

A Hardware-Efficient Multi-Resolution Block Matching Algorithm and its VLSI Architecture for High Definition MPEG-Like Video Encoders

Merge Mode Estimation for a Hardware-Based HEVC Encoder

Algorithm and Architecture Design of the H.265/HEVC Intra Encoder

A Reconfigurable Hardware Architecture for Fractional Pixel Interpolation in High Efficiency Video Coding

A 249-Mpixel/s HEVC Video-Decoder Chip for 4K Ultra-HD Applications

Parallel very large-scale integration chip implementation of optimal fractional motion estimation

High-Throughput Power-Efficient VLSI Architecture of Fractional Motion Estimation for Ultra-HD HEVC Video Encoding