NDLI: Analysis and Design of an 8.5-Gb/s/Link Multi-Drop Bus Using Energy-Equipartitioned Transmission Line Couplers

Content Provider	IEEE Xplore Digital Library
Author	Kosuge, A. Ishizuka, S. Taguchi, M. Ishikuro, H. Kuroda, T.
Copyright Year	2004
Abstract	An 8.5-Gb/s/link non-contact multi-drop bus is presented. The signal reflections that limit the data rates of conventional multi-drop bus interfaces are dramatically reduced by using transmission line couplers at each signal branching point. As an energy-equipartitioned technique provides the same signal level to every port, wider receiver margin is achieved. The data rate is improved by 1.8 times compared to the most advanced multi-drop bus interface. The theoretical analysis and design techniques of energy-equipartitioned transmission line couplers are discussed in this paper. The design methodologies were verified through simulations performed by using a full-3D EM-simulator and experiments with FR4 test boards. Due to the low-cut characteristics of the couplers, the low-frequency components are cut off so that differentiated pulses arrive at the receiver input point. A receiver detects and recovers the received pulses by integrating them using hysteresis characteristics. The design techniques of the transceiver for the transmission line couplers are also discussed in this paper. The proposed methods were verified by using a test chip fabricated with a 90-nm CMOS process. Experiments with a prototype of an eight-drop multi-drop bus system confirmed at a data rate of 8.5-Gb/s/link. The measured timing margin at the far-end module was 0.49-UI at a BER of 10^-12. The power consumption of the transceiver was 75.6-mW at a supply voltage of 1.2-V.
Sponsorship	IEEE Circuits and Systems Society
Starting Page	2122
Ending Page	2131
Page Count	10
File Size	2855684
File Format	PDF
ISSN	15498328
Volume Number	62
Issue Number	8
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Couplers Couplings Power transmission lines Gain Mathematical model Impedance Bandwidth transmission line coupler DRAM interface multi-drop bus transceiver
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 12-Gb/s Non-Contact Interface With Coupled Transmission Lines

Synthesizing Microstrip Branch-Line Couplers With Predetermined Compact Size and Bandwidth

Impedance-Varying Broadband 90° Branch-Line Coupler With Arbitrary Coupling Levels and Higher Order Harmonic Suppression

A Broadband 3 dB Tandem Coupler Utilizing Right/Left Handed Transmission Line Sections

4-Slot, 8-Drop Impedance-Matched Bidirectional Multidrop DQ Bus With a 4.8-Gb/s Memory Controller Transceiver

Transdirectional Coupled-Line Couplers Implemented by Periodical Shunt Capacitors

A Compact Dual-Band 90° Coupler With Coupled-Line Sections

Compact Corporate Power DividerUsing Metamaterial NRI-TLCoupled-Line Couplers

High-Pass Transmission-Line Directional Coupler (Correspondence)

Analysis and Design of an 8.5-Gb/s/Link Multi-Drop Bus Using Energy-Equipartitioned Transmission Line Couplers

Similar Documents

A 12-Gb/s Non-Contact Interface With Coupled Transmission Lines

Synthesizing Microstrip Branch-Line Couplers With Predetermined Compact Size and Bandwidth

Impedance-Varying Broadband 90° Branch-Line Coupler With Arbitrary Coupling Levels and Higher Order Harmonic Suppression

A Broadband 3 dB Tandem Coupler Utilizing Right/Left Handed Transmission Line Sections

4-Slot, 8-Drop Impedance-Matched Bidirectional Multidrop DQ Bus With a 4.8-Gb/s Memory Controller Transceiver

Transdirectional Coupled-Line Couplers Implemented by Periodical Shunt Capacitors

A Compact Dual-Band 90° Coupler With Coupled-Line Sections

Compact Corporate Power DividerUsing Metamaterial NRI-TLCoupled-Line Couplers

High-Pass Transmission-Line Directional Coupler (Correspondence)

Analysis and Design of an 8.5-Gb/s/Link Multi-Drop Bus Using Energy-Equipartitioned Transmission Line Couplers