NDLI: CoreTSAR: Core Task-Size Adapting Runtime

Content Provider	IEEE Xplore Digital Library
Author	Scogland, T.R.W. Wu-Chun Feng Rountree, B. de Supinski, B.R.
Copyright Year	1990
Abstract	Heterogeneity continues to increase at all levels of computing, with the rise of accelerators such as GPUs, FPGAs, and other co-processors into everything from desktops to supercomputers. As a consequence, efficiently managing such disparate resources has become increasingly complex. CoreTSAR seeks to reduce this complexity by adaptively worksharing parallel-loop regions across compute resources without requiring any transformation of the code within the loop. Our results show performance improvements of up to three-fold over a current state-of-the-art heterogeneous task scheduler as well as linear performance scaling from a single GPU to four GPUs for many codes. In addition, CoreTSAR demonstrates a robust ability to adapt to both a variety of workloads and underlying system configurations.
Sponsorship	IEEE Computer Society
Starting Page	2970
Ending Page	2983
Page Count	14
File Size	1545709
File Format	PDF
ISSN	10459219
Volume Number	26
Issue Number	11
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-11-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Schedules Acceleration Graphics processing units Memory management Computational modeling Runtime Programming Heterogeneous, OpenMP, OpenACC, GPU, coscheduling
Content Type	Text
Resource Type	Article
Subject	Signal Processing Computational Theory and Mathematics Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Code Generation Framework for Targeting Optimized Library Calls for Multiple Platforms

Medusa: Simplified Graph Processing on GPUs

Kernelet: High-Throughput GPU Kernel Executions with Dynamic Slicing and Scheduling

Mapping Streaming Applications onto GPU Systems

GPU Acceleration of Runge-Kutta Integrators

gem5-gpu: A Heterogeneous CPU-GPU Simulator

Exploring Performance Improvement Opportunities in Directive-Based GPU Programming

ScaleGPU: GPU Architecture for Memory-Unaware GPU Programming

Mars: Accelerating MapReduce with Graphics Processors

CoreTSAR: Core Task-Size Adapting Runtime

Similar Documents

A Code Generation Framework for Targeting Optimized Library Calls for Multiple Platforms

Medusa: Simplified Graph Processing on GPUs

Kernelet: High-Throughput GPU Kernel Executions with Dynamic Slicing and Scheduling

Mapping Streaming Applications onto GPU Systems

GPU Acceleration of Runge-Kutta Integrators

gem5-gpu: A Heterogeneous CPU-GPU Simulator

Exploring Performance Improvement Opportunities in Directive-Based GPU Programming

ScaleGPU: GPU Architecture for Memory-Unaware GPU Programming

Mars: Accelerating MapReduce with Graphics Processors

CoreTSAR: Core Task-Size Adapting Runtime