NDLI: A Hardware-Based Countermeasure to Reduce Side-Channel Leakage: Design, Implementation, and Evaluation

Content Provider	IEEE Xplore Digital Library
Author	Gornik, A. Moradi, A. Oehm, J. Paar, C.
Copyright Year	1982
Abstract	Side-channel attacks are one of the major concerns for security-enabled applications as they make use of information leaked by the physical implementation of the underlying cryptographic algorithm. Hence, reducing the side-channel leakage of the circuits realizing the cryptographic primitives is amongst the main goals of circuit designers. In this paper, we present a novel circuit concept, which decouples the main power supply from an internal power supply that is used to drive a single logic gate. The decoupling is done with the help of buffering capacitances integrated into semiconductor. We also introduce-compared to the previously known schemes-an improved decoupling circuit which reduces the crosstalk from the internal to the external power supply. The result of practical side-channel evaluation on a prototype chip fabricated in a 150nm CMOS technology shows a high potential of our proposed technique to reduce the side-channel leakages.
Sponsorship	IEEE Council on Electronic Design Automation IEEE Circuits and Systems Society
Starting Page	1308
Ending Page	1319
Page Count	12
File Size	4285814
File Format	PDF
ISSN	02780070
Volume Number	34
Issue Number	8
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Logic gates Capacitors Computer architecture Discharges (electric) Microprocessors Power supplies Transistors hardware-based countermeasure side-channel analysis side-channel countermeasure circuit-level countermeasure ASIC Application-specified integrated circuit (ASIC)
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Electrical and Electronic Engineering Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Silicon-Level Countermeasure Against Fault Sensitivity Analysis and Its Evaluation

Diagnosis of Interconnect Full Open Defects in the Presence of Gate Leakage Currents

Using the Dynamic Power Source Technique to Reduce TCAM Leakage Power

Synthesis of Dual-Rail Adiabatic Logic for Low Power Security Applications

Decoupling-Capacitor Planning and Sizing for Noise and Leakage Reduction

GREDA: A Fast and More Accurate Gate Reliability EDA Tool

WATPC: A Computer-Aided Design Package for Digital Bipolar Integrated Circuits

ASIC implementation of a hardware-embedded physical unclonable function

Hardware Trojan attacks on voltage scaling-based side-channel attack countermeasure

A Hardware-Based Countermeasure to Reduce Side-Channel Leakage: Design, Implementation, and Evaluation

Similar Documents

A Silicon-Level Countermeasure Against Fault Sensitivity Analysis and Its Evaluation

Diagnosis of Interconnect Full Open Defects in the Presence of Gate Leakage Currents

Using the Dynamic Power Source Technique to Reduce TCAM Leakage Power

Synthesis of Dual-Rail Adiabatic Logic for Low Power Security Applications

Decoupling-Capacitor Planning and Sizing for Noise and Leakage Reduction

GREDA: A Fast and More Accurate Gate Reliability EDA Tool

WATPC: A Computer-Aided Design Package for Digital Bipolar Integrated Circuits

ASIC implementation of a hardware-embedded physical unclonable function

Hardware Trojan attacks on voltage scaling-based side-channel attack countermeasure

A Hardware-Based Countermeasure to Reduce Side-Channel Leakage: Design, Implementation, and Evaluation