NDLI: Maximum Convex Subgraphs Under I/O Constraint for Automatic Identification of Custom Instructions

Content Provider	IEEE Xplore Digital Library
Author	Giaquinta, E. Mishra, A. Pozzi, L.
Copyright Year	1982
Abstract	Automatic identification of custom instructions (CI) is the process of supporting the programmer in choosing automatically beneficial parts of the application source code that can then be synthesized and run on dedicated hardware. Identification is typically modeled as choosing a subgraph from a graph, representing the application, that has the highest speedup potential when implemented in custom hardware, and that fulfills the constraints of convexity and of a given maximum number of inputs and outputs. Existing algorithms for CI identification either enumerate all the valid subgraphs under the constraints of convexity and I/O, or return the subset of all maximal valid subgraphs with respect to convexity only. The downside of the former approach is that enumerating all valid subgraphs is costly, especially for large values of input and output constraints, while we may be interested in the subgraphs which obtain the best speedup only. Instead, the latter approach may fail to find a feasible solution, since the valid subgraphs with respect to convexity only can be too large to be useful. In this paper, we present a novel approach which attempts to fill the gap between the existing methods. In particular, we present an algorithm that enumerates the subset of all maximum valid subgraphs with respect to convexity and number of inputs and outputs. Our method revisits and combines the existing approaches and yields an algorithm which is effective and outperforms the state-of-the-art for large values of input and output constraints.
Sponsorship	IEEE Council on Electronic Design Automation IEEE Circuits and Systems Society
Starting Page	483
Ending Page	494
Page Count	12
File Size	1815185
File Format	PDF
ISSN	02780070
Volume Number	34
Issue Number	3
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Program processors Hardware Algorithm design and analysis Benchmark testing Clustering algorithms Application specific integrated circuits Time complexity Hardware Software Codesign Customizable Processors ASIPs hardware software codesign Application specific processors customizable processors
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Electrical and Electronic Engineering Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

CHIPS: Custom Hardware Instruction Processor Synthesis

Isomorphism-Aware Identification of Custom Instructions With I/O Serialization

Design-Space Exploration of Resource-Sharing Solutions for Custom Instruction Set Extensions

A Scalable Synthesis Methodology for Application-Specific Processors

Fast, Nearly Optimal ISE Identification With I/O Serialization Through Maximal Clique Enumeration

A novel methodology for the design of application-specific instruction-set processors (ASIPs) using a machine description language

An efficient framework for dynamic reconfiguration of instruction-set customization

Fast Design Space Exploration Using Local Regression Modeling With Application to ASIPs

A new merit function for custom instruction selection under an area budget constraint

Maximum Convex Subgraphs Under I/O Constraint for Automatic Identification of Custom Instructions

Similar Documents

CHIPS: Custom Hardware Instruction Processor Synthesis

Isomorphism-Aware Identification of Custom Instructions With I/O Serialization

Design-Space Exploration of Resource-Sharing Solutions for Custom Instruction Set Extensions

A Scalable Synthesis Methodology for Application-Specific Processors

Fast, Nearly Optimal ISE Identification With I/O Serialization Through Maximal Clique Enumeration

A novel methodology for the design of application-specific instruction-set processors (ASIPs) using a machine description language

An efficient framework for dynamic reconfiguration of instruction-set customization

Fast Design Space Exploration Using Local Regression Modeling With Application to ASIPs

A new merit function for custom instruction selection under an area budget constraint

Maximum Convex Subgraphs Under I/O Constraint for Automatic Identification of Custom Instructions