NDLI: Stability and Performance Analysis of Bit-Stream-Based Feedback Control Systems

Content Provider	IEEE Xplore Digital Library
Author	Almakhles, D.J. Swain, A.K. Patel, N.D.
Copyright Year	1982
Abstract	Bit stream (BS)-based feedback control systems often use a delta-sigma modulator (ΔΣ-M) as a two-level dynamic quantizer to encode and decode feedback signals. The stability and performance of such systems are critically dependent on the selection of the quantizer step size. This paper derives the stability condition of a BS-based control system in terms of the quantizer step size using sliding mode analysis. It is proved that the quantized system is equivalent to the original system on the sliding manifold under ideal sliding. However, the presence of the quantizer in a ΔΣ-M introduces noise into the system that often degrades the performance of the overall system. This paper therefore determines the optimum quantizer gain, i.e., the upper and lower boundaries of the quantizer, which maintains the stability and reduces the quantization noise. BS-based proportional- integral-differential (BS-PID) controllers are designed using the proposed optimal dynamic quantizer and implemented using three different realizations. Simulation results show that the optimal quantizer significantly reduces the noise within the system bandwidth. The effectiveness of the BS-PID controller with the optimal quantizer is further demonstrated using the experimental prototype of a dc servomechanism by designing a BS-PID controller. The experimental results from a laboratory prototype illustrate that the BS-PID controller gives identical performance to a traditional PID controller and effectively controls the system while consuming less information rate (channel interfaces) and hardware resources.
Sponsorship	IEEE Industrial Electronics Society
Starting Page	4319
Ending Page	4327
Page Count	9
File Size	1121900
File Format	PDF
ISSN	02780046
Volume Number	62
Issue Number	7
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Control systems Noise Decoding Feedback control Stability criteria Modulation dc servo mechanism Bit-stream delta-sigma modulator two-level dynamic quantizer sliding mode analysis Bit stream (BS) delta–sigma modulator ( $\Delta\Sigma$-M) direct current (dc) servomechanism
Content Type	Text
Resource Type	Article
Subject	Control and Systems Engineering Electrical and Electronic Engineering Computer Science Applications

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Analysis and design of single-bit sigma-delta Modulators using the theory of sliding modes

Architectures for Maximum-Sequence-Length Digital Delta-Sigma Modulators

Mathematical Analysis of a Prime Modulus Quantizer MASH Digital Delta–Sigma Modulator

Spectral analysis of quantization noise in a single-loop sigma-delta modulator with DC input

Quantizer Nonoverload Criteria in Sigma–Delta Modulators

The Complex Adaptive Delta-Modulator in Sliding Mode Theory

Fully Digital Hysteretic Modulator for DC–DC Switching Converters

Use of Sliding-Mode Modulation in Switch-Mode Power Amplification

A 12-bit 3.125 MHz Bandwidth 0–3 MASH Delta-Sigma Modulator

Stability and Performance Analysis of Bit-Stream-Based Feedback Control Systems

Similar Documents

Analysis and design of single-bit sigma-delta Modulators using the theory of sliding modes

Architectures for Maximum-Sequence-Length Digital Delta-Sigma Modulators

Mathematical Analysis of a Prime Modulus Quantizer MASH Digital Delta–Sigma Modulator

Spectral analysis of quantization noise in a single-loop sigma-delta modulator with DC input

Quantizer Nonoverload Criteria in Sigma–Delta Modulators

The Complex Adaptive Delta-Modulator in Sliding Mode Theory

Fully Digital Hysteretic Modulator for DC–DC Switching Converters

Use of Sliding-Mode Modulation in Switch-Mode Power Amplification

A 12-bit 3.125 MHz Bandwidth 0–3 MASH Delta-Sigma Modulator

Stability and Performance Analysis of Bit-Stream-Based Feedback Control Systems