NDLI: A 22 nm 15-Core Enterprise Xeon® Processor Family

Content Provider	IEEE Xplore Digital Library
Author	Rusu, S. Muljono, H. Ayers, D. Tam, S. Wei Chen Martin, A. Shenggao Li Vora, S. Varada, R. Wang, E.
Copyright Year	1966
Abstract	This paper describes a 4.3B transistors, 15-cores, 30-threads enterprise Xeon® processor with a 37.5 MB shared L3 cache implemented in a 22 nm 9M Hi-K metal gate tri-gate process. A modular floorplan methodology enables easy chops to 10 and 6 cores. Multiple clock and voltage domains are used to reduce power consumption. The clock distribution uses a single PLL per column to save power and minimize deskew crossing points. Integrated PCIe Gen3 and Quick Path Interconnect® (QPI) ports operate at 8GT/s. The 4-channel memory interface supports both 1866 MT/s DDR3 and a new memory buffer interface running at 2667 MT/s on the same pins. The core, cache and I/O recovery techniques improve manufacturing yields and enable multiple product flavors from the same silicon die.
Sponsorship	IEEE Solid-State Circuits Society IEEE Electron Devices Society IEEE Circuits and Systems Society Japan Society of Applied Physics (JSAP) IEEE Microwave Theory and Techniques Society IEEE San Francisco Section Bay Area Council Univ. PA IEEE
Starting Page	35
Ending Page	48
Page Count	14
File Size	3508563
File Format	PDF
ISSN	00189200
Volume Number	50
Issue Number	1
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Arrays Clocks Phase locked loops Servers Transistors Metals Bandwidth voltage domains Circuit design clock distribution computer architecture core recovery leakage reduction microprocessor 22 nm process technology
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 45 nm 8-Core Enterprise Xeon¯ Processor

The Xeon® Processor E5-2600 v3: a 22 nm 18-Core Product Family

A 65-nm Dual-Core Multithreaded Xeon® Processor With 16-MB L3 Cache

A 65 nm 2-Billion Transistor Quad-Core Itanium Processor

An Energy Efficient 32-nm 20-MB Shared On-Die L3 Cache for Intel® Xeon® Processor E5 Family

A 3.6 GHz 16-Core SPARC SoC Processor in 28 nm

A Leakage-Current-Recycling Phase-Locked Loop in 65 nm CMOS Technology

A 45 nm Resilient Microprocessor Core for Dynamic Variation Tolerance

A 65 nm Single-Chip Application and Dual-Mode Baseband Processor With Partial Clock Activation and IP-MMU

A 22 nm 15-Core Enterprise Xeon® Processor Family

Similar Documents

A 45 nm 8-Core Enterprise Xeon¯ Processor

The Xeon® Processor E5-2600 v3: a 22 nm 18-Core Product Family

A 65-nm Dual-Core Multithreaded Xeon® Processor With 16-MB L3 Cache

A 65 nm 2-Billion Transistor Quad-Core Itanium Processor

An Energy Efficient 32-nm 20-MB Shared On-Die L3 Cache for Intel® Xeon® Processor E5 Family

A 3.6 GHz 16-Core SPARC SoC Processor in 28 nm

A Leakage-Current-Recycling Phase-Locked Loop in 65 nm CMOS Technology

A 45 nm Resilient Microprocessor Core for Dynamic Variation Tolerance

A 65 nm Single-Chip Application and Dual-Mode Baseband Processor With Partial Clock Activation and IP-MMU

A 22 nm 15-Core Enterprise Xeon® Processor Family