NDLI: An Enhanced Voltage Programming Pixel Circuit for Compensating GB-Induced Variations in Poly-Si TFTs for AMOLED Displays

Content Provider	IEEE Xplore Digital Library
Author	Chih-Hsiang Ho Chao Lu Roy, K.
Copyright Year	2005
Abstract	The variation and reliability issues of display backplane pose major challenges for poly silicon (poly-Si) active matrix organic light-emitting diode (AMOLED) displays. Adjacent poly-Si thin-film transistors (TFTs) exhibit different threshold voltages and mobilities due to random distribution of grain boundaries (GBs). Furthermore, the threshold voltage and mobility of TFTs have noticeable shift in time because of electrical stress. In this study, we propose an improved voltage programming pixel circuit for compensating the shift of threshold voltage and mobility in driver TFTs (DTFTs) as well as compensating the supply voltage degradation. HSPICE simulation results demonstrate that the drive current for OLED has a deviation of less than ±2% for a mobility variation of ±40% and a maximum deviation of 30 nA when the threshold voltage varies from 0.3 to -0.3 V. Moreover, if the supply voltage degrades from 10 to 8.5 V, the drive current shift is less than 15%.
Sponsorship	IEEE Lasers and Electro-Optics Society Optical Society of America
Starting Page	345
Ending Page	351
Page Count	7
File Size	1497257
File Format	PDF
ISSN	1551319X
Volume Number	10
Issue Number	5
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-01-01
Publisher Place	U.S.A.
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Threshold voltage Logic gates Thin film transistors Active matrix organic light emitting diodes Degradation Drives uniformity Active matrix organic light-emitting diode (AMOLED) LCD pixel circuit LTPS TFT poly silicon (poly-Si)
Content Type	Text
Resource Type	Article
Subject	Condensed Matter Physics Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in