NDLI: 32 Bit <formula formulatype=inline><tex Notation=TeX>$times,$</tex></formula>32 Bit Multiprecision Razor-Based Dynamic Voltage Scaling Multiplier With Operands Scheduler

Content Provider	IEEE Xplore Digital Library
Author	Xiaoxiao Zhang Boussaid, F. Bermak, A.
Copyright Year	1993
Abstract	In this paper, we present a multiprecision (MP) reconfigurable multiplier that incorporates variable precision, parallel processing (PP), razor-based dynamic voltage scaling (DVS), and dedicated MP operands scheduling to provide optimum performance for a variety of operating conditions. All of the building blocks of the proposed reconfigurable multiplier can either work as independent smaller-precision multipliers or work in parallel to perform higher-precision multiplications. Given the user's requirements (e.g., throughput), a dynamic voltage/frequency scaling management unit configures the multiplier to operate at the proper precision and frequency. Adapting to the run-time workload of the targeted application, razor flip-flops together with a dithering voltage unit then configure the multiplier to achieve the lowest power consumption. The single-switch dithering voltage unit and razor flip-flops help to reduce the voltage safety margins and overhead typically associated to DVS to the lowest level. The large silicon area and power overhead typically associated to reconfigurability features are removed. Finally, the proposed novel MP multiplier can further benefit from an operands scheduler that rearranges the input data, hence to determine the optimum voltage and frequency operating conditions for minimum power consumption. This low-power MP multiplier is fabricated in AMIS 0.35- μm technology. Experimental results show that the proposed MP design features a 28.2% and 15.8% reduction in circuit area and power consumption compared with conventional fixed-width multiplier. When combining this MP design with error-tolerant razor-based DVS, PP, and the proposed novel operands scheduler, 77.7%-86.3% total power reduction is achieved with a total silicon area overhead as low as 11.1%. This paper successfully demonstrates that a MP architecture can allow more aggressive frequency/supply voltage scaling for improved power efficiency.
Sponsorship	IEEE Computer Society Association for Computing Machinery (ACM)/SIGDA IEEE Computer Society Technical Committee on Design Automation
Starting Page	759
Ending Page	770
Page Count	12
File Size	1897995
File Format	PDF
ISSN	10638210
Volume Number	22
Issue Number	4
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	multi-precision multiplier Computer arithmetic dynamic voltage scaling low power design
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Free Razor: A Novel Voltage Scaling Low-Power Technique for Large SoC Designs

Razor: circuit-level correction of timing errors for low-power operation

The limit of dynamic voltage scaling and insomniac dynamic voltage scaling

A micropower low-voltage multiplier with reduced spurious switching

Reliable Low-Power Multiplier Design Using Fixed-Width Replica Redundancy Block

Faster and Low Power Twin Precision Multiplier

Voltage Scalable High-Speed Robust Hybrid Arithmetic Units Using Adaptive Clocking

Fine-grained dynamic voltage and frequency scaling for precise energy and performance tradeoff based on the ratio of off-chip access to on-chip computation times

Variations-Aware Low-Power Design and Block Clustering With Voltage Scaling

32 Bit $times,$32 Bit Multiprecision Razor-Based Dynamic Voltage Scaling Multiplier With Operands Scheduler

Similar Documents

Free Razor: A Novel Voltage Scaling Low-Power Technique for Large SoC Designs

Razor: circuit-level correction of timing errors for low-power operation

The limit of dynamic voltage scaling and insomniac dynamic voltage scaling

A micropower low-voltage multiplier with reduced spurious switching

Reliable Low-Power Multiplier Design Using Fixed-Width Replica Redundancy Block

Faster and Low Power Twin Precision Multiplier

Voltage Scalable High-Speed Robust Hybrid Arithmetic Units Using Adaptive Clocking

Fine-grained dynamic voltage and frequency scaling for precise energy and performance tradeoff based on the ratio of off-chip access to on-chip computation times

Variations-Aware Low-Power Design and Block Clustering With Voltage Scaling

32 Bit $times,$32 Bit Multiprecision Razor-Based Dynamic Voltage Scaling Multiplier With Operands Scheduler