NDLI: Separate Clock Network Voltage for Correcting Random Errors in ULV Clocked Storage Cells

Content Provider	IEEE Xplore Digital Library
Author	Shien-Chun Luo Kuo-Chiang Chang Ming-Pin Chen Ching-Ji Huang Yi-Fang Chiu Po-Hsun Chen Liang-Chia Cheng Chih-Wei Liu Yuan-Hua Chu
Copyright Year	2004
Abstract	This brief presents an implementation of ultralow-power microcontrollers that use a separate clock network voltage (SCNV) to correct unexpected errors produced by on-chip variations (OCVs). Separating the clock network voltage requires amendments in the standard cell library and physical designs. Here, the experiments used a 65-nm technology that exhibited considerable OCVs, which caused write and retention errors in clocked storage cells and limited the voltage scaling of microcontrollers. Using the SCNV provides an extraordinary operability to correct errors in the low-voltage clocked storage cells. In addition, the area overhead of the proposed implementation is negligible. Applying the SCNV, the measurement results indicate that the microcontrollers can be operated below 0.3 V, over 0.15-V extension in voltage scaling, and achieve the optimal energy consumption at 0.34 V. Separating the clock network voltage has tradeoff issues in system timing and energy consumption based on the measurement results, and this brief discusses proper applications.
Sponsorship	IEEE Circuits and Systems Society
Starting Page	947
Ending Page	951
Page Count	5
File Size	1667124
File Format	PDF
ISSN	15497747
Volume Number	61
Issue Number	12
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Clocks Voltage measurement Reduced instruction set computing Error analysis Latches Delays subthreshold circuit Digital clocking dynamic voltage scaling (DVS) flip-flop process variation
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Separate Clock Network Voltage for Correcting Random Errors in ULV Clocked Storage Cells

An Adaptive Pulse-Triggered Flip-Flop for a High-Speed and Voltage-Scalable Standard Cell Library

Redundant Skewed Clocking of Pulse-Clocked Latches for Low Power Soft Error Mitigation

Achieveing reduced area by Multi-bit Flip flop design

A Reduced Clock Power Flip-Flop for Sequential Circuits

Dynamic Flip-Flop conversion to tolerate process variation in low power circuits

Conditional pre-charge techniques for power-efficient dual-edge clocking

Minimizing Power and Skew in VLSI-SoC Clocking with Pulsed Resonance Driven De-skewing Latches

Temporal pulse-clocked multi-bit flip-flop mitigating SET and SEU

Separate Clock Network Voltage for Correcting Random Errors in ULV Clocked Storage Cells

Similar Documents

Separate Clock Network Voltage for Correcting Random Errors in ULV Clocked Storage Cells

An Adaptive Pulse-Triggered Flip-Flop for a High-Speed and Voltage-Scalable Standard Cell Library

Redundant Skewed Clocking of Pulse-Clocked Latches for Low Power Soft Error Mitigation

Achieveing reduced area by Multi-bit Flip flop design

A Reduced Clock Power Flip-Flop for Sequential Circuits

Dynamic Flip-Flop conversion to tolerate process variation in low power circuits

Conditional pre-charge techniques for power-efficient dual-edge clocking

Minimizing Power and Skew in VLSI-SoC Clocking with Pulsed Resonance Driven De-skewing Latches

Temporal pulse-clocked multi-bit flip-flop mitigating SET and SEU

Separate Clock Network Voltage for Correcting Random Errors in ULV Clocked Storage Cells