NDLI: Phase Noise of Pulse Injection-Locked Oscillators

Content Provider	IEEE Xplore Digital Library
Author	Maffezzoni, P. Levantino, S.
Copyright Year	2004
Abstract	Sub-harmonic pulse injection-locked oscillators are becoming attractive candidates for the design of clock multipliers and as building blocks of phase-locked loops. Unfortunately, due to the large amplitude of the injected signals, these circuits cannot be analyzed with conventional methods and very-time-consuming simulations are needed to determine their phase noise performance. Phase-noise simulations are particularly critical when the ratio N between the output and the injection frequency gets large. To address the above issue, this paper provides an efficient computation flow to derive the phase noise of pulse injection-locked oscillators. The flow simply requires the computation of the phase-domain response and the phase noise of the free-running oscillator. An analytical expression, herewith demonstrated and compared against commercial simulation tools, allows calculating the phase noise of the injection-locked oscillator for any frequency ratio N.
Sponsorship	IEEE Circuits and Systems Society
Starting Page	2912
Ending Page	2919
Page Count	8
File Size	1865059
File Format	PDF
ISSN	15498328
Volume Number	61
Issue Number	10
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Phase noise Injection-locked oscillators Integrated circuit modeling Mathematical model Resonant frequency pulse oscillators Frequency multiplier injection locking phase noise
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Phase-Noise Reduction in Oscillators via Small-Signal Injection

Theory of Injection-Locked Oscillator Phase Noise

Observations Concerning the Locking Range in a Complementary Differential $LC$ Injection-Locked Frequency Divider—Part II: Design Methodology

A Programmable Frequency Multiplier-by-29 Architecture for Millimeter Wave Applications

A 1.8-GHz injection-locked quadrature CMOS VCO with low phase noise and high phase accuracy

Stability and Phase-Noise Analysis of Pulsed Injection-Locked Oscillators

Nonlinear Phase-Domain Macromodeling of Injection-Locked Frequency Dividers

PPV-Based Modeling and Event-Driven Simulation of Injection-Locked Oscillators in SystemVerilog

Phase-Noise Analysis and Simulation of LC Oscillator-Based Injection-Locked Frequency Dividers

Phase Noise of Pulse Injection-Locked Oscillators

Similar Documents

Phase-Noise Reduction in Oscillators via Small-Signal Injection

Theory of Injection-Locked Oscillator Phase Noise

Observations Concerning the Locking Range in a Complementary Differential $LC$ Injection-Locked Frequency Divider—Part II: Design Methodology

A Programmable Frequency Multiplier-by-29 Architecture for Millimeter Wave Applications

A 1.8-GHz injection-locked quadrature CMOS VCO with low phase noise and high phase accuracy

Stability and Phase-Noise Analysis of Pulsed Injection-Locked Oscillators

Nonlinear Phase-Domain Macromodeling of Injection-Locked Frequency Dividers

PPV-Based Modeling and Event-Driven Simulation of Injection-Locked Oscillators in SystemVerilog

Phase-Noise Analysis and Simulation of LC Oscillator-Based Injection-Locked Frequency Dividers

Phase Noise of Pulse Injection-Locked Oscillators