NDLI: Algorithms and Architectures of Energy-Efficient Error-Resilient MIMO Detectors for Memory-Dominated Wireless Communication Systems

Content Provider	IEEE Xplore Digital Library
Author	Khairy, M.S. Chung-An Shen Eltawil, A.M. Kurdahi, F.J.
Copyright Year	2004
Abstract	In a broadband MIMO-OFDM wireless communication system, embedded buffering memories occupy a large portion of the chip area and a significant amount of power consumption. Due to process variations of advanced CMOS technologies, it becomes both challenging and costly to maintain perfectly functioning memories under all anticipated operating conditions. Thus, Voltage over Scaling (VoS) has emerged as a means to achieve energy efficient systems resulting in a tradeoff between energy efficiency and reliability. In this paper we present the algorithm and VLSI architecture of a novel error-resilient K-Best MIMO detector based on the combined distribution of channel noise and induced errors due to VoS. The simulation results show that, compared with a conventional MIMO detector design, the proposed algorithm provides up-to 4.5 dB gain to achieve the near-optimal Packet Error Rate (PER) performance in the 4 × 4 64-QAM system. Furthermore, based on experimental results, when jointly considering the detector and memory power consumption, the proposed resilient scheme with VoS memory can achieve up to 32.64% savings compared to the conventional K-Best detector with perfect memory.
Sponsorship	IEEE Circuits and Systems Society
Starting Page	2159
Ending Page	2171
Page Count	13
File Size	2382012
File Format	PDF
ISSN	15498328
Volume Number	61
Issue Number	7
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	MIMO Detectors Sorting Memory management Complexity theory Decoding Vectors wireless communication MIMO detector MIMO OFDM SRAM VLSI voltage over scaling
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Error resilient MIMO detector for memory-dominated wireless communication systems

A Hardware-Efficient VLSI Architecture for Hybrid Sphere-MCMC Detection

Toward Multi-Gigabit Wireless: Design of High-Throughput MIMO Detectors With Hardware-Efficient Architecture

Algorithm and VLSI architecture for linear MMSE detection in MIMO-OFDM systems

Energy-Efficient Soft-Input Soft-Output Signal Detector for Iterative MIMO Receivers

Low complexity affine MMSE detector for iterative detection-decoding MIMO OFDM systems

An energy-efficient multiple-input multiple-output (MIMO) detector architecture

A Power-Efficient Configurable Low-Complexity MIMO Detector

An efficient MIMO detector algorithm for next generation wireless communication

Algorithms and Architectures of Energy-Efficient Error-Resilient MIMO Detectors for Memory-Dominated Wireless Communication Systems

Similar Documents

Error resilient MIMO detector for memory-dominated wireless communication systems

A Hardware-Efficient VLSI Architecture for Hybrid Sphere-MCMC Detection

Toward Multi-Gigabit Wireless: Design of High-Throughput MIMO Detectors With Hardware-Efficient Architecture

Algorithm and VLSI architecture for linear MMSE detection in MIMO-OFDM systems

Energy-Efficient Soft-Input Soft-Output Signal Detector for Iterative MIMO Receivers

Low complexity affine MMSE detector for iterative detection-decoding MIMO OFDM systems

An energy-efficient multiple-input multiple-output (MIMO) detector architecture

A Power-Efficient Configurable Low-Complexity MIMO Detector

An efficient MIMO detector algorithm for next generation wireless communication

Algorithms and Architectures of Energy-Efficient Error-Resilient MIMO Detectors for Memory-Dominated Wireless Communication Systems