NDLI: A Generalized Lattice Filter for Finite Wordlength Implementation With Reduced Number of Multipliers

Content Provider	IEEE Xplore Digital Library
Author	Chaogeng Huang Lim, Y.C. Gang Li
Copyright Year	1991
Abstract	The excellent finite wordlength (FWL) property of lattice digital filters is well known. The four-multiplier normalized lattice, with signal power at all delay elements normalized to unity, has particular advantage in its overflow property. However, when used to implement an Nth-order digital filter, the normalized lattice implementation requires 5N+1 multipliers. There exists another lattice structure with excellent FWL property called the injected numerator lattice structure. In this paper, we combine the injected numerator lattice and tapped numerator lattice to form a new hybrid lattice structure, which is not only canonic in the number of multipliers resulting in a significant reduction in overall implementation cost but also exhibits much better FWL properties than the normalized lattice structure. An improved “peakedness” measure is also introduced for application where the input signal has a strong time varying sinusoidal component. The new structure requires a few additional adders; it can be used to implement any causal and stable z-transform transfer function. Two numerical examples are presented to demonstrate the performance of the proposed structure.
Sponsorship	IEEE Signal Processing Society
Starting Page	2080
Ending Page	2089
Page Count	10
File Size	2133798
File Format	PDF
ISSN	1053587X
Volume Number	62
Issue Number	8
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Lattices Transfer functions Signal processing Educational institutions Complexity theory Information filters signal power ratio Digital filter structures finite wordlength lattice filters peakedness
Content Type	Text
Resource Type	Article
Subject	Signal Processing Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Very Robust Low Complexity Lattice Filters

Erratum: Digital lattice filters with reduced number of tap-multipliers

Efficient lattice realizations of adaptive IIR algorithms

Design of computationally efficient elliptic IIR filters with a reduced number of shift-and-add operations in multipliers

Design and implementation of efficient pipelined IIR digital filters

Novel and efficient realizations of FIR digital filters

An Improved Lattice Filter Structure with Minimum Roundoff Noise Gain

Reducing the number of multipliers in the parallel realization of half-band elliptic IIR filters

Min-Max Approximation of Transfer Functions With Application to Filter Design

A Generalized Lattice Filter for Finite Wordlength Implementation With Reduced Number of Multipliers

Similar Documents

Very Robust Low Complexity Lattice Filters

Erratum: Digital lattice filters with reduced number of tap-multipliers

Efficient lattice realizations of adaptive IIR algorithms

Design of computationally efficient elliptic IIR filters with a reduced number of shift-and-add operations in multipliers

Design and implementation of efficient pipelined IIR digital filters

Novel and efficient realizations of FIR digital filters

An Improved Lattice Filter Structure with Minimum Roundoff Noise Gain

Reducing the number of multipliers in the parallel realization of half-band elliptic IIR filters

Min-Max Approximation of Transfer Functions With Application to Filter Design

A Generalized Lattice Filter for Finite Wordlength Implementation With Reduced Number of Multipliers