NDLI: Aging-Aware Design of Microprocessor Instruction Pipelines

Content Provider	IEEE Xplore Digital Library
Author	Oboril, F. Tahoori, M.B.
Copyright Year	1982
Abstract	As complementary metal-oxide-semiconductor technologies enter nanometer scales, microprocessors become more vulnerable to transistor aging, mainly due to bias temperature instability and hot carrier injection. These phenomena lead to increasing device delays during the operational lifetime, which result in growing delays of the instruction pipeline stages. However, the aging rates of different stages are different. Hence, a previously delay-balanced pipeline becomes increasingly imbalanced resulting in a non-optimized design in terms of lifetime [i.e., mean time to failure (MTTF)], frequency, area, and power consumption. In this paper, we propose an aging-aware, MTTF-balanced pipeline design, in which the pipeline stage delays are balanced at the desired lifetime rather than at design time. This can lead to significant MTTF (lifetime) improvements as well as additional performance, area, and power benefits. Our experimental results show that for two different microprocessors, MTTF can be extended by at least 2.3 times while achieving an additional 10% energy improvement with no penalty on delay and area. If the demand for performance is higher than that for a longer MTTF, it is also possible to improve the clock frequency by 2%.
Sponsorship	IEEE Council on Electronic Design Automation IEEE Circuits and Systems Society
Starting Page	704
Ending Page	716
Page Count	13
File Size	13876200
File Format	PDF
ISSN	02780070
Volume Number	33
Issue Number	5
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Pipelines Delays Aging Microprocessors Clocks Logic gates Transistors transistor aging BTI HCI instruction pipeline microprocessor
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Electrical and Electronic Engineering Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Exploiting Instruction Set Encoding for Aging-Aware Microprocessor Design

MTTF-balanced pipeline design

Aging-aware logic synthesis

BTI-Gater: An Aging-Resilient Clock Gating Methodology

Design Framework to Overcome Aging Degradation of the 16 nm VLSI Technology Circuits

Skew Management of NBTI Impacted Gated Clock Trees

A 1,000,000 transistor microprocessor

BTI-Aware Sleep Transistor Sizing Algorithm for Reliable Power Gating Designs

EDA challenges facing future microprocessor design

Aging-Aware Design of Microprocessor Instruction Pipelines

Similar Documents

Exploiting Instruction Set Encoding for Aging-Aware Microprocessor Design

MTTF-balanced pipeline design

Aging-aware logic synthesis

BTI-Gater: An Aging-Resilient Clock Gating Methodology

Design Framework to Overcome Aging Degradation of the 16 nm VLSI Technology Circuits

Skew Management of NBTI Impacted Gated Clock Trees

A 1,000,000 transistor microprocessor

BTI-Aware Sleep Transistor Sizing Algorithm for Reliable Power Gating Designs

EDA challenges facing future microprocessor design

Aging-Aware Design of Microprocessor Instruction Pipelines