NDLI: Optimizing the Antenna Area and Separators in Layer Assignment of Multilayer Global Routing

Content Provider	IEEE Xplore Digital Library
Author	Wen-Hao Liu Yih-Lang Li
Copyright Year	1982
Abstract	Traditional solutions to antenna effect, such as jumper insertion and diode insertion performed at post-route stage may produce extra vias and degrade circuit performance. Previous work suggests combining layer assignment, jumper insertion, and diode insertion together to achieve a better design quality with less additional cost. Based on our observations on global and local antenna violations, this paper proposes an antenna-safe single-net layer assignment (AS-SLA), which first enumerates all antenna-safe layer assignment solutions of a net, and then extracts the minimum-cost one for the net. AS-SLA can minimize via count and separators as well. In addition, an antenna avoidance layer assignment flow (AALA) adopting AS-SLA as its kernel not only avoids global antenna violations, but also eliminates local antenna violations. Experimental results reveal that, in 16 benchmarks, AALA can yield ten antenna-violation-free assignments, while the algorithms of other works yield no antenna-violation-free assignment. However, AALA performs about seven times slower than other antenna-aware layer assignment algorithm. Accordingly, two acceleration techniques are proposed to reduce the runtime of AALA by 57.6%.
Sponsorship	IEEE Council on Electronic Design Automation IEEE Circuits and Systems Society
Starting Page	613
Ending Page	626
Page Count	14
File Size	1152681
File Format	PDF
ISSN	02780070
Volume Number	33
Issue Number	4
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Antennas Wires Routing Particle separators Logic gates Metals Pins separator Antenna effect design for manufacturability global routing layer assignment
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Electrical and Electronic Engineering Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Delay-Driven and Antenna-Aware Layer Assignment in Global Routing Under Multitier Interconnect Structure

Routing Challenges for Designs With Super High Pin Density

Optimizing Pin Assignment and Escape Routing for Blind-via-Based PCBs

DRE: A Framework for Early Co-Evaluation of Design Rules, Technology Choices, and Layout Methodologies

Echelon: a multilayer detailed area router

On optimal board-level routing for FPGA-based logic emulation

An Exact Jumper-Insertion Algorithm for Antenna Violation Avoidance/Fixing Considering Routing Obstacles

A new approach to the pin assignment problem

A Boolean Rule-Based Approach for Manufacturability-Aware Cell Routing

Optimizing the Antenna Area and Separators in Layer Assignment of Multilayer Global Routing

Similar Documents

Delay-Driven and Antenna-Aware Layer Assignment in Global Routing Under Multitier Interconnect Structure

Routing Challenges for Designs With Super High Pin Density

Optimizing Pin Assignment and Escape Routing for Blind-via-Based PCBs

DRE: A Framework for Early Co-Evaluation of Design Rules, Technology Choices, and Layout Methodologies

Echelon: a multilayer detailed area router

On optimal board-level routing for FPGA-based logic emulation

An Exact Jumper-Insertion Algorithm for Antenna Violation Avoidance/Fixing Considering Routing Obstacles

A new approach to the pin assignment problem

A Boolean Rule-Based Approach for Manufacturability-Aware Cell Routing

Optimizing the Antenna Area and Separators in Layer Assignment of Multilayer Global Routing