NDLI: Novel serial code concatenation strategies for error floor mitigation of low-density parity-check and turbo product codes

Please wait, while we are loading the content...

Novel serial code concatenation strategies for error floor mitigation of low-density parity-check and turbo product codes

Content Provider	IEEE Xplore Digital Library
Author	Morero, D.A. Hueda, M.R.
Copyright Year	2003
Abstract	This paper presents a novel multiple serial code concatenation (SCC) strategy to combat the error-floor problem in iterated sparse graph-based error correcting codes such as turbo product-codes (TPC) and low-density parity-check (LDPC) codes. Although SCC has been widely used in the past to reduce the error-floor in iterative decoders, the main stumbling block for its practical application in high-speed communication systems has been the need for long and complex outer codes. Alternative, short outer block codes with interleaving have been shown to provide a good tradeoff between complexity and performance. Nevertheless, their application to next-generation high-speed communication systems is still a major challenge as a result of the careful design of long complex interleavers needed to meet the requirements of these applications. The SCC scheme proposed in this work is based on the use of short outer block codes. Departing from techniques used in previous proposals, the long outer code and interleaver are replaced by a simple block code combined with a novel encoding/decoding strategy. This allows the proposed SCC to provide a better tradeoff between performance and complexity than previous techniques. Several application examples showing the benefits of the proposed SCC are described. Particularly, a new coding scheme suitable for high-speed optical communication is introduced.
Starting Page	52
Ending Page	59
Page Count	8
File Size	951269
File Format	PDF
ISSN	08408688
Volume Number	36
Issue Number	2
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE) Canada
Publisher Date	2013-01-01
Publisher Place	Canada
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Complexity theory Decoding Parity check codes Bit error rate Block codes Signal to noise ratio Concatenated codes Error correction codes Optical communication turbo codes concatenated codes error correction codes high-speed optical communication product codes
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Serial concatenation of LDPC and turbo code for the next generation mobile communications

A Class of Low-Density Parity-Check Product Codes

A serial concatenated scheme for LDPC code to achieve better error correction performance

A new short memory turbo code with good BER performance and low decoding complexity

Serial concatenation with simple block inner codes

Reduced-complexity decoding for concatenated codes based on rectangular parity-check codes and turbo codes.

LDPC codes based on serially concatenated multiple parity-check codes

Serial concatenation of convolutional code and low rate orthogonal convolutional code

Improved decoding algorithms useful in modified low density parity check code for optical fibre communication.

Novel serial code concatenation strategies for error floor mitigation of low-density parity-check and turbo product codes

Similar Documents

Serial concatenation of LDPC and turbo code for the next generation mobile communications

A Class of Low-Density Parity-Check Product Codes

A serial concatenated scheme for LDPC code to achieve better error correction performance

A new short memory turbo code with good BER performance and low decoding complexity

Serial concatenation with simple block inner codes

Reduced-complexity decoding for concatenated codes based on rectangular parity-check codes and turbo codes.

LDPC codes based on serially concatenated multiple parity-check codes

Serial concatenation of convolutional code and low rate orthogonal convolutional code

Improved decoding algorithms useful in modified low density parity check code for optical fibre communication.

Novel serial code concatenation strategies for error floor mitigation of low-density parity-check and turbo product codes