NDLI: Mathematical Models for Predicting Pulse Characteristics in Digital Logic Systems

Content Provider	IEEE Xplore Digital Library
Author	Tommerdahl, J. B. Nelson, A. C. Mazuy, K. K.
Copyright Year	1963
Abstract	The multiple use of a relatively few types of basic building blocks in digital computers requires that the system designer know the actual performance characteristics of these units in order to produce optimum designs. Worst-case analysis procedures do not yield realistic performance data. The performance-prediction technique discussed in this paper is based on the development of empirical mathematical models which relate the performance variables of interest to the pertinent system parameters. Prediction equations are fitted for the logic elements in a parity-check network for rise, fall, delay, and storage times as a function of the fan-in and fan-out of the logic element and the fan-in and fan-out of the stages which drive it. A statistical analysis of the prediction equations is made to determine the validity of the models. The goodness of fit of these models is presented in graphical form.
Starting Page	705
Ending Page	710
Page Count	6
File Size	1015334
File Format	PDF
ISSN	03677508
Volume Number	EC-13
Issue Number	6
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1964-12-01
Publisher Place	New York, U.S.A.
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Mathematical model Logic design Statistical analysis Predictive models Equations Computer networks Boolean algebra Logic functions Network synthesis Mathematics
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Computational Theory and Mathematics Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Theorem for Deriving Majority-Logic Networks Within an Augmented Boolean Algebra

R65-69 Mathematical Models for Predicting Pulse Characteristics in Digital Logic Systems

A Learning Network Using Adaptive Threshold Elements

Basis sets for synthesis of switching functions

The Number of Equivalence Classes of Functions Realizable by Generalized Tributary Networks

Synthesis of Minimal Threshold Logic Networks

Ternary Threshold Logic

A Method of Generating Functions of Several Variables Using Analog Diode Logic

The Number of Equivalence Classes of Boolean Functions Under Groups Containing Negation

Mathematical Models for Predicting Pulse Characteristics in Digital Logic Systems

Similar Documents

A Theorem for Deriving Majority-Logic Networks Within an Augmented Boolean Algebra

R65-69 Mathematical Models for Predicting Pulse Characteristics in Digital Logic Systems

A Learning Network Using Adaptive Threshold Elements

Basis sets for synthesis of switching functions

The Number of Equivalence Classes of Functions Realizable by Generalized Tributary Networks

Synthesis of Minimal Threshold Logic Networks

Ternary Threshold Logic

A Method of Generating Functions of Several Variables Using Analog Diode Logic

The Number of Equivalence Classes of Boolean Functions Under Groups Containing Negation

Mathematical Models for Predicting Pulse Characteristics in Digital Logic Systems