NDLI: High-Speed Adders and Comparators Using Transistors and Tunnel Dioes

Content Provider	IEEE Xplore Digital Library
Author	Amodei, J. J.
Copyright Year	1963
Abstract	Comparators and adders are among the circuits that can take best advantage of the combined properties of transistors and tunnel diodes. The paper describes a transistor-tunnel diode complementary output pair module that is used as a basis for several configurations of comparators, half adder and full adder circuits. The comparators and half adders are discussed qualitatively. A detailed design and tolerance analysis of the full adder circuit is presented and the design equations that will optimize the tolerance requirements are derived. A switching analysis of the carry portion of the full adder circuit is carried out. The results illustrate that stray elements rather than intrinsic device performance are the dominant factors contributing to carry delay in a conventionally wired system. The paper also describes the results of the tests made on an eight-bit adder system which was constructed with conventionally encapsulated devices and standard wiring. The average carry delay per stage in this system was ¿ nsec. The time required to obtain the correct final sum output was 3 to 5 nsec after arrival of the carry. Tests with specially encapsulated high-speed transistors and low-capacity gallium arsenide tunnel diodes showed 0.2-nsec carry delay and 2-nsec sum delay.
Starting Page	563
Ending Page	575
Page Count	13
File Size	3164693
File Format	PDF
ISSN	03677508
Volume Number	EC-13
Issue Number	5
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1964-10-01
Publisher Place	New York, U.S.A.
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Adders Delay Diodes Tolerance analysis Equations Design optimization Switching circuits Circuit testing System testing Wiring
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Computational Theory and Mathematics Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in