NDLI: Optical Cache Memory Peripheral Circuitry: Row and Column Address Selectors for Optical Static RAM Banks

Content Provider	IEEE Xplore Digital Library
Author	Alexoudi, T. Papaioannou, S. Kanellos, G.T. Miliou, A. Pleros, N.
Copyright Year	1983
Abstract	We demonstrate WDM-enabled all-passive optical row and column address selector (RAS/CAS) circuits for use as optical static RAM (SRAM) bank peripherals in future optical cache memory implementations. We show that the introduction of the wavelength dimension in both the memory address and data word fields can lead to RAS and CAS architectures that rely exclusively on all-passive wavelength-selective configurations. An all-optical 2 × 4 RAS comprising a wavelength-selective filtering matrix (λ-matrix) and a wavelength-based CAS unit formed by a simple AWG element are demonstrated in proof-of-principle experiments at 10 Gb/s with error-free operation at 10 ^-9 BER value using two different types of WDM SRAM row Access Gate (AG): a cross-phase modulation SOA-MZI gate and a single SOA cross-gain modulation gate, with the first providing the higher performance compared to SOA module and the second offering lower power requirements between the two WDM AG. A chip-scale optical cache peripheral circuitry development path using Silicon-on-Insulator (SOI) ring resonators for the λ-matrix implementation is also presented and the proposed architecture is evaluated via physical layer simulations using SOAs as SRAM row AGs at 10 Gb/s for a 16×4 optical SRAM bank. Moreover, we discuss on possible improvements towards reducing insertion losses of the RAS/CAS modules in order to allow for increased block sizes. Finally, we provide a detailed analysis on the design and parameter specifications required for RAS and CAS block size scaling towards supporting higher-capacity optical SRAM banks.
Sponsorship	IEEE Lasers and Electro-Optics Society Optical Society of America
Starting Page	4098
Ending Page	4110
Page Count	13
File Size	1303734
File Format	PDF
ISSN	07338724
Volume Number	31
Issue Number	24
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Random access memory Optical filters Optical ring resonators Wavelength division multiplexing Semiconductor optical amplifiers Optical network units Optical interconnections semiconductor optical amplifier (SOA) Mach–Zehnder interferometer (MZI) optical cache optical column address selector optical row address selector optical SRAM
Content Type	Text
Resource Type	Article
Subject	Atomic and Molecular Physics, and Optics

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Optical RAM Row Access With WDM-Enabled All-Passive Row/Column Decoders

A Novel Single-Wavelength All-Optical Flip-Flop Employing Single SOA-MZI

optical amplifier-Mach Zehnder Interferometer (SOA-MZI), an

Simulation and Experimental Characterization of SOA-MZI-Based Multiwavelength Conversion

40 Gb/s NRZ Wavelength Conversion Using a Differentially-Biased SOA-MZI: Theory and Experiment

WDM-Enabled Optical RAM at 5 Gb/s Using a Monolithic InP Flip-Flop Chip

Hybrid integrated semiconductor optical amplifier-Mach Zehnder interferometer (SOA-MZI)-type all-optical wavelength converter with a selectable delay time push-pull configuration

Semiconductor optical amplifiers in a non-linear mach- zehnder interferometer.

Implementation of HNG using MZI

Optical Cache Memory Peripheral Circuitry: Row and Column Address Selectors for Optical Static RAM Banks

Similar Documents

Optical RAM Row Access With WDM-Enabled All-Passive Row/Column Decoders

A Novel Single-Wavelength All-Optical Flip-Flop Employing Single SOA-MZI

optical amplifier-Mach Zehnder Interferometer (SOA-MZI), an

Simulation and Experimental Characterization of SOA-MZI-Based Multiwavelength Conversion

40 Gb/s NRZ Wavelength Conversion Using a Differentially-Biased SOA-MZI: Theory and Experiment

WDM-Enabled Optical RAM at 5 Gb/s Using a Monolithic InP Flip-Flop Chip

Hybrid integrated semiconductor optical amplifier-Mach Zehnder interferometer (SOA-MZI)-type all-optical wavelength converter with a selectable delay time push-pull configuration

Semiconductor optical amplifiers in a non-linear mach- zehnder interferometer.

Implementation of HNG using MZI

Optical Cache Memory Peripheral Circuitry: Row and Column Address Selectors for Optical Static RAM Banks