NDLI: A CMOS Power-Efficient Low-Noise Current-Mode Front-End Amplifier for Neural Signal Recording

Content Provider	IEEE Xplore Digital Library
Author	Chung-Yu Wu Wei-Ming Chen Liang-Ting Kuo
Copyright Year	2007
Abstract	In this paper, a new current-mode front-end amplifier (CMFEA) for neural signal recording systems is proposed. In the proposed CMFEA, a current-mode preamplifier with an active feedback loop operated at very low frequency is designed as the first gain stage to bypass any dc offset current generated by the electrode-tissue interface and to achieve a low high-pass cutoff frequency below 0.5 Hz. No reset signal or ultra-large pseudo resistor is required. The current-mode preamplifier has low dc operation current to enhance low-noise performance and decrease power consumption. A programmable current gain stage is adopted to provide adjustable gain for adaptive signal scaling. A following current-mode filter is designed to adjust the low-pass cutoff frequency for different neural signals. The proposed CMFEA is designed and fabricated in 0.18-μm CMOS technology and the area of the core circuit is 0.076 mm². The measured high-pass cutoff frequency is as low as 0.3 Hz and the low-pass cutoff frequency is adjustable from 1 kHz to 10 kHz. The measured maximum current gain is 55.9 dB. The measured input-referred current noise density is 153 fA /√Hz , and the power consumption is 13 μW at 1-V power supply. The fabricated CMFEA has been successfully applied to the animal test for recording the seizure ECoG of Long-Evan rats.
Sponsorship	IEEE Circuits and Systems Society IEEE Engineering in Medicine and Biology Society
Page Count	8
File Size	1790946
Starting Page	107
Ending Page	114
File Format	PDF
ISSN	19324545
Volume Number	7
Issue Number	2
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Noise Cutoff frequency Gain Impedance Current measurement Feedback loop Voltage measurement offset cancellation Current-mode front-end low-noise low power design neural recording
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Biomedical Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Compact, Low Input Capacitance Neural Recording Amplifier

A 4 GHz 60 dB Variable Gain Amplifier With Tunable DC Offset Cancellation in 65 nm CMOS

Back-gate current neutralisation feedback loop for high-input impedance neural FEAs

A CMOS Broadband Low-Noise Mixer With Noise Cancellation

Variable-Gain, Low-Noise Amplification for Sampling Front Ends

An ECG Recording Front-End With Continuous-Time Level-Crossing Sampling

A Low-Power 2.4-GHz Receiver Front End With a Lateral Current-Reusing Technique

A 0.09 $mu$ W Low Power Front-End Biopotential Amplifier for Biosignal Recording

Wide-band CMOS low-noise amplifier exploiting thermal noise canceling

A CMOS Power-Efficient Low-Noise Current-Mode Front-End Amplifier for Neural Signal Recording

Similar Documents

A Compact, Low Input Capacitance Neural Recording Amplifier

A 4 GHz 60 dB Variable Gain Amplifier With Tunable DC Offset Cancellation in 65 nm CMOS

Back-gate current neutralisation feedback loop for high-input impedance neural FEAs

A CMOS Broadband Low-Noise Mixer With Noise Cancellation

Variable-Gain, Low-Noise Amplification for Sampling Front Ends

An ECG Recording Front-End With Continuous-Time Level-Crossing Sampling

A Low-Power 2.4-GHz Receiver Front End With a Lateral Current-Reusing Technique

A 0.09 $mu$ W Low Power Front-End Biopotential Amplifier for Biosignal Recording

Wide-band CMOS low-noise amplifier exploiting thermal noise canceling

A CMOS Power-Efficient Low-Noise Current-Mode Front-End Amplifier for Neural Signal Recording