NDLI: A Digital Fractional-N PLL With a PVT and Mismatch Insensitive TDC Utilizing Equivalent Time Sampling Technique

Content Provider	IEEE Xplore Digital Library
Author	Hyung Seok Kim Ornelas, C. Chandrashekar, K. Shi, D. Pin-en Su Madoglio, P. Li, W.Y. Ravi, A.
Copyright Year	1966
Abstract	A 6-bit time-to-digital converter that achieves mismatch free operation by using a single delay cell and sampling flip-flop is presented. The proposed TDC was integrated in a digital fractional-N PLL fabricated in a 32-nm digital SoC CMOS process for WiFi/WiMax radios. The TDC consumes 3 mW from a 1.05-V supply and occupies an area of 0.004 mm². A digital frequency-locked loop is used to track and correct for PVT variations in the TDC and no additional linearization or mismatch calibrations are required. The DPLL uses a 20-bit high dynamic range DAC to drive a VCO in order to effectively realize a DCO with 100-Hz frequency resolution. The 2.5-GHz WiFi band LO output is generated from a 40-MHz reference with an integrated phase noise of - 35 dBc (10 kHz to 10 MHz) while consuming 21 mW . The worst case spur in the LO output is below - 50 dBc without requiring TDC mismatch and linearity calibration.
Sponsorship	IEEE Solid-State Circuits Society IEEE Electron Devices Society IEEE Circuits and Systems Society Japan Society of Applied Physics (JSAP) IEEE Microwave Theory and Techniques Society IEEE San Francisco Section Bay Area Council Univ. PA IEEE
Starting Page	1721
Ending Page	1729
Page Count	9
File Size	2085141
File Format	PDF
ISSN	00189200
Volume Number	48
Issue Number	7
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Phase locked loops Delays Shift registers Clocks Computer architecture Phase noise WiMax DPLL fractional-n mismatch insensitive TDC WiFi
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A digital fractional-N PLL with a 3mW $0.004mm^{2}$ 6-bit PVT and mismatch insensitive TDC

A low spur fractional-N digital PLL for 802.11 a/b/g/n/ac with 0.19 ps jitter

digPLL-Lite: A Low-Complexity, Low-Jitter Fractional-N Digital PLL Architecture

A 1.9-GHz Fractional-N Digital PLL With Subexponent $ DeltaSigma$ TDC and IIR-Based Noise Cancellation

Time to digital conversion zero crossing DPLL (TDC-ZCDPLL)

A 3.6 GHz fractional-N digital PLL using SAR-ADC-based TDC with-110 dBc/Hz in-band phase noise

A 2.4 GHz 0.1-Fref-Bandwidth All-Digital Phase-Locked Loop With Delay-Cell-Less TDC

A Calibration-Free 800 MHz Fractional-N Digital PLL With Embedded TDC

A Digital Phase-Locked Loop With Calibrated Coarse and Stochastic Fine TDC

A Digital Fractional-N PLL With a PVT and Mismatch Insensitive TDC Utilizing Equivalent Time Sampling Technique

Similar Documents

A digital fractional-N PLL with a 3mW $0.004mm^{2}$ 6-bit PVT and mismatch insensitive TDC

A low spur fractional-N digital PLL for 802.11 a/b/g/n/ac with 0.19 ps jitter

digPLL-Lite: A Low-Complexity, Low-Jitter Fractional-N Digital PLL Architecture

A 1.9-GHz Fractional-N Digital PLL With Subexponent $ DeltaSigma$ TDC and IIR-Based Noise Cancellation

Time to digital conversion zero crossing DPLL (TDC-ZCDPLL)

A 3.6 GHz fractional-N digital PLL using SAR-ADC-based TDC with-110 dBc/Hz in-band phase noise

A 2.4 GHz 0.1-Fref-Bandwidth All-Digital Phase-Locked Loop With Delay-Cell-Less TDC

A Calibration-Free 800 MHz Fractional-N Digital PLL With Embedded TDC

A Digital Phase-Locked Loop With Calibrated Coarse and Stochastic Fine TDC

A Digital Fractional-N PLL With a PVT and Mismatch Insensitive TDC Utilizing Equivalent Time Sampling Technique