NDLI: Graphene-enabled wireless communication for massive multicore architectures

Content Provider	IEEE Xplore Digital Library
Author	Abadal, S. Alarcón, E. Cabellos-Aparicio, A. Lemme, M. Nemirovsky, M.
Copyright Year	1979
Description	Current trends in microprocessor architecture design are leading towards a dramatic increase of core-level parallelization, wherein a given number of independent processors or cores are interconnected. Since the main bottleneck is foreseen to migrate from computation to communication, efficient and scalable means of inter-core communication are crucial for guaranteeing steady performance improvements in many-core processors. As the number of cores grows, it remains unclear whether initial proposals, such as the Network-on-Chip (NoC) paradigm, will meet the stringent requirements of this scenario. This position paper presents a new research area where massive multicore architectures have wireless communication capabilities at the core level. This goal is feasible by using graphene-based planar antennas, which can radiate signals at the Terahertz band while utilizing lower chip area than its metallic counterparts. To the best of our knowledge, this is the first work that discusses the utilization of graphene-enabled wireless communication for massive multicore processors. Such wireless systems enable broadcasting, multicasting, all-to-all communication, as well as significantly reduce many of the issues present in massively multicore environments, such as data coherency, consistency, synchronization and communication problems. Several open research challenges are pointed out related to implementation, communications and multicore architectures, which pave the way for future research in this multidisciplinary area.
Starting Page	137
Ending Page	143
Page Count	7
File Size	202731
File Format	PDF
ISSN	01636804
Volume Number	51
Issue Number	11
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Wireless communication Multicore processing Antennas Graphene Program processors Network-on-chip
Content Type	Text
Resource Type	Article
Subject	Computer Networks and Communications Electrical and Electronic Engineering Computer Science Applications

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

On the Area and Energy Scalability of Wireless Network-on-Chip: A Model-Based Benchmarked Design Space Exploration

On-Chip Interconnection Architecture of the Tile Processor

Broadcast-Enabled Massive Multicore Architectures: A Wireless RF Approach

Architecture of the Scalable Communications Core's Network on Chip

Scalable Hybrid Wireless Network-on-Chip Architectures for Multicore Systems

Wireless networks-on-chips: architecture, wireless channel, and devices

Characterizing the Cell EIB On-Chip Network

HORNET: A Cycle-Level Multicore Simulator

Research Challenges for On-Chip Interconnection Networks

Graphene-enabled wireless communication for massive multicore architectures

Similar Documents

On the Area and Energy Scalability of Wireless Network-on-Chip: A Model-Based Benchmarked Design Space Exploration

On-Chip Interconnection Architecture of the Tile Processor

Broadcast-Enabled Massive Multicore Architectures: A Wireless RF Approach

Architecture of the Scalable Communications Core's Network on Chip

Scalable Hybrid Wireless Network-on-Chip Architectures for Multicore Systems

Wireless networks-on-chips: architecture, wireless channel, and devices

Characterizing the Cell EIB On-Chip Network

HORNET: A Cycle-Level Multicore Simulator

Research Challenges for On-Chip Interconnection Networks

Graphene-enabled wireless communication for massive multicore architectures