NDLI: UNISM: Unified Scheduling and Mapping for General Networks on Chip

Content Provider	IEEE Xplore Digital Library
Author	Ou He Sheqin Dong Wooyoung Jang Jinian Bian Pan, D.Z.
Copyright Year	1993
Abstract	Task scheduling and core mapping have a significant impact on the overall performance of network on chip (NOC). In this paper, a unified task scheduling and core mapping algorithm called UNISM is proposed for different NOC architectures including regular mesh, irregular mesh and custom networks. First, a unified model combining scheduling and mapping is introduced using mixed integer linear programming (MILP). Then, a novel graph model is proposed to consider the network irregularity and estimate communication energy and latency, since the number of network hops is not accurate enough for irregular mesh and custom networks. To make the MILP-based UNISM scalable, a heuristic is employed to speed up our method. Compared with two previous state-of-the-art works, experimental results show that more than 15% and 11.5% improvement on the execution time is achieved with similar energy consumption on average for regular mesh NOC. For irregular and custom NOC, the improvement is 27.3% and 14.5% on the execution time with 24.3% and 18.5% lower energy. Moreover, our method is scalable for large benchmarks in terms of runtime.
Sponsorship	IEEE Computer Society Association for Computing Machinery (ACM)/SIGDA IEEE Computer Society Technical Committee on Design Automation
Starting Page	1496
Ending Page	1509
Page Count	14
File Size	2525776
File Format	PDF
ISSN	10638210
Volume Number	20
Issue Number	8
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Energy consumption Computer architecture Processor scheduling Job shop scheduling Very large scale integration Network-on-chip task scheduling Core mapping network on chip (NOC) network topology
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Optimized mapping of video applications to hardware-software for VLSI architectures

An Objective-Flexible Clustering Algorithm for task mapping and scheduling on cluster-based NoC

Energy Aware Mapping for Reconfigurable Wireless MPSoCs

Projective Geometry and precedence constraint based application mapping on multicore network-on-chip systems

Processor Tile Shapes and Interconnect Topologies for Dense On-Chip Networks

Design of reconfigurable access wrappers for embedded core based SoC test

OHMEGA : a VLSI superscalar processor architecture for numerical applications

Power-constrained system-on-a-chip test scheduling using a genetic algorithm

Processor Allocation Problem for NoC-Based Chip Multiprocessors

UNISM: Unified Scheduling and Mapping for General Networks on Chip

Similar Documents

Optimized mapping of video applications to hardware-software for VLSI architectures

An Objective-Flexible Clustering Algorithm for task mapping and scheduling on cluster-based NoC

Energy Aware Mapping for Reconfigurable Wireless MPSoCs

Projective Geometry and precedence constraint based application mapping on multicore network-on-chip systems

Processor Tile Shapes and Interconnect Topologies for Dense On-Chip Networks

Design of reconfigurable access wrappers for embedded core based SoC test

OHMEGA : a VLSI superscalar processor architecture for numerical applications

Power-constrained system-on-a-chip test scheduling using a genetic algorithm

Processor Allocation Problem for NoC-Based Chip Multiprocessors

UNISM: Unified Scheduling and Mapping for General Networks on Chip