NDLI: A Scalable High-Performance Virus Detection Processor Against a Large Pattern Set for Embedded Network Security

Content Provider	IEEE Xplore Digital Library
Author	Chieh-Jen Cheng Chao-Ching Wang Wei-Chun Ku Tien-Fu Chen Jinn-Shyan Wang
Copyright Year	1993
Abstract	Contemporary network security applications generally require the ability to perform powerful pattern matching to protect against attacks such as viruses and spam. Traditional hardware solutions are intended for firewall routers. However, the solutions in the literature for firewalls are not scalable, and they do not address the difficulty of an antivirus with an ever-larger pattern set. The goal of this work is to provide a systematic virus detection hardware solution for network security for embedded systems. Instead of placing entire matching patterns on a chip, our solution is a two-phase dictionary-based antivirus processor that works by condensing as much of the important filtering information as possible onto a chip and infrequently accessing off-chip data to make the matching mechanism scalable to large pattern sets. In the first stage, the filtering engine can filter out more than 93.1% of data as safe, using a merged shift table. Only 6.9% or less of potentially unsafe data must be precisely checked in the second stage by the exact-matching engine from off-chip memory. To reduce the impact of the memory gap, we also propose three enhancement algorithms to improve performance: 1) a skipping algorithm; 2) a cache method; and 3) a prefetching mechanism.
Sponsorship	IEEE Computer Society Association for Computing Machinery (ACM)/SIGDA IEEE Computer Society Technical Committee on Design Automation
Starting Page	841
Ending Page	854
Page Count	14
File Size	2388304
File Format	PDF
ISSN	10638210
Volume Number	20
Issue Number	5
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-05-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Engines Pattern matching Memory management Field programmable gate arrays Random access memory System-on-a-chip Security virus detection Algorithmic attacks embedded system memory gap network security
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A practical network intrusion detection system for inline FPGAs on 10GbE network adapters

Real time implementation of intrusion detection system with reconfigurable architecture

A pattern matching coprocessor for deep and large signature set in network security system

The Parallel Sieve Method for a Virus Scanning Engine

A FPGA-based deep packet inspection engine for Network Intrusion Detection System

One Algorithm to Match Them All: On a Generic NIPS Pattern Matching Algorithm

Applying Cuckoo Hashing for FPGA-based Pattern Matching in NIDS/NIPS

A high speed reconfigurable virus detection processor for embedded network security

Flexible Software-Hardware Network Intrusion Detection System

A Scalable High-Performance Virus Detection Processor Against a Large Pattern Set for Embedded Network Security

Similar Documents

A practical network intrusion detection system for inline FPGAs on 10GbE network adapters

Real time implementation of intrusion detection system with reconfigurable architecture

A pattern matching coprocessor for deep and large signature set in network security system

The Parallel Sieve Method for a Virus Scanning Engine

A FPGA-based deep packet inspection engine for Network Intrusion Detection System

One Algorithm to Match Them All: On a Generic NIPS Pattern Matching Algorithm

Applying Cuckoo Hashing for FPGA-based Pattern Matching in NIDS/NIPS

A high speed reconfigurable virus detection processor for embedded network security

Flexible Software-Hardware Network Intrusion Detection System

A Scalable High-Performance Virus Detection Processor Against a Large Pattern Set for Embedded Network Security