NDLI: Balancing Performance and Cost in CMP Interconnection Networks

Content Provider	IEEE Xplore Digital Library
Author	Abad, P. Puente, V. Gregorio, J.A.
Copyright Year	1990
Abstract	This paper presents an innovative router design, called Rotary Router, which successfully addresses CMP cost/performance constraints. The router structure is based on two independent rings, which force packets to circulate either clockwise or counterclockwise, traveling through every port of the router. These two rings constitute a completely decentralized arbitration scheme that enables a simple, but efficient way to connect every input port to every output port. The proposed router is able to avoid network deadlock, livelock, and starvation without requiring data-path modifications. The organization of the router permits the inclusion of throughput enhancement techniques without significantly penalizing the implementation cost. In particular, the router performs adaptive routing, eliminates HOL blocking, and carries out implicit congestion control using simple arbitration and buffering strategies. Additionally, the proposal is capable of avoiding end-to-end deadlock at coherence protocol level with no physical or virtual resource replication, while guaranteeing in-order packet delivery. This facilitates router management and improves storage utilization. Using a comprehensive evaluation framework that includes full-system simulation and hardware description, the proposal is compared with two representative router counterparts. The results obtained demonstrate the Rotary Router's substantial performance and efficiency advantages.
Sponsorship	IEEE Computer Society
Starting Page	452
Ending Page	459
Page Count	8
File Size	616636
File Format	PDF
ISSN	10459219
Volume Number	23
Issue Number	3
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-03-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	System recovery Routing Routing protocols Coherence Multiprocessor interconnection Network topology coherence protocol deadlock. Rotary Router router architecture interconnection networks chip multiprocessors coherence protocol routing deadlock
Content Type	Text
Resource Type	Article
Subject	Signal Processing Computational Theory and Mathematics Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Direct Coherence Protocol for Many-Core Chip Multiprocessors

Distributed resolution of network congestion and potential deadlock using reservation-based scheduling

Fat H-Tree: A Cost-Efficient Tree-Based On-Chip Network

Adaptive-Tree Multicast: Efficient Multidestination Support for CMP Communication Substrate

Logic-Based Distributed Routing for NoCs

Assessing the Suitability of King Topologies for Interconnection Networks

Request combining in multiprocessors with arbitrary interconnection networks

Integrated Network Barriers

Embedded Transitive Closure Network for Runtime Deadlock Detection in Networks-on-Chip

Balancing Performance and Cost in CMP Interconnection Networks

Similar Documents

A Direct Coherence Protocol for Many-Core Chip Multiprocessors

Distributed resolution of network congestion and potential deadlock using reservation-based scheduling

Fat H-Tree: A Cost-Efficient Tree-Based On-Chip Network

Adaptive-Tree Multicast: Efficient Multidestination Support for CMP Communication Substrate

Logic-Based Distributed Routing for NoCs

Assessing the Suitability of King Topologies for Interconnection Networks

Request combining in multiprocessors with arbitrary interconnection networks

Integrated Network Barriers

Embedded Transitive Closure Network for Runtime Deadlock Detection in Networks-on-Chip

Balancing Performance and Cost in CMP Interconnection Networks