Please wait, while we are loading the content...
Please wait, while we are loading the content...
| Content Provider | IEEE Xplore Digital Library |
|---|---|
| Author | Kapat, S. Shenoy, P.S. Krein, P.T. |
| Copyright Year | 1986 |
| Abstract | The maximum closed-loop bandwidth of a dc-dc converter is restricted to a fraction of its switching frequency when governed by a conventional average-based pulsewidth modulation (PWM) controller. Even an advanced geometric control is limited by internal slew rates. The bandwidth can reach or exceed the switching frequency through converter augmentation; however, this requires a nonlinear control algorithm and circuit arrangements. This paper considers methods of augmentation and control for a fast buck converter. Conditions for time-optimal transient recovery are obtained for both instantaneous and delayed transient disturbance detection. Design tradeoffs and control issues related to augmentation are considered here. The main switch is controlled using a fixed frequency PWM current-mode control with load current feedforward, and augmented switches are controlled using frequency-limited bang-bang control based on a geometric approach. A small-signal model is obtained and extended control bandwidth is demonstrated. Fast transient recovery is achieved for both single- and two-resistance augmentation. A prototype augmented buck converter is tested. Output voltage and inductor current overshoot and undershoot can be lowered more than with previous methods. It is possible to achieve near-null response in the sense of ripple band to a large-signal transient. |
| Sponsorship | IEEE Power Electronics Society |
| Starting Page | 3319 |
| Ending Page | 3329 |
| Page Count | 11 |
| File Size | 1350356 |
| File Format | |
| ISSN | 08858993 |
| Volume Number | 27 |
| Issue Number | 7 |
| Language | English |
| Publisher | Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| Publisher Date | 2012-07-01 |
| Publisher Place | U.S.A. |
| Access Restriction | One Nation One Subscription (ONOS) |
| Rights Holder | Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| Subject Keyword | Transient analysis Inductors Delay Switches Capacitors Impedance ultrafast dynamic performance Augmented buck converter high bandwidth near-null response |
| Content Type | Text |
| Resource Type | Article |
| Subject | Electrical and Electronic Engineering |
National Digital Library of India (NDLI) is a virtual repository of learning resources which is not just a repository with search/browse facilities but provides a host of services for the learner community. It is sponsored and mentored by Ministry of Education, Government of India, through its National Mission on Education through Information and Communication Technology (NMEICT). Filtered and federated searching is employed to facilitate focused searching so that learners can find the right resource with least effort and in minimum time. NDLI provides user group-specific services such as Examination Preparatory for School and College students and job aspirants. Services for Researchers and general learners are also provided. NDLI is designed to hold content of any language and provides interface support for 10 most widely used Indian languages. It is built to provide support for all academic levels including researchers and life-long learners, all disciplines, all popular forms of access devices and differently-abled learners. It is designed to enable people to learn and prepare from best practices from all over the world and to facilitate researchers to perform inter-linked exploration from multiple sources. It is developed, operated and maintained from Indian Institute of Technology Kharagpur.
Learn more about this project from here.
NDLI is a conglomeration of freely available or institutionally contributed or donated or publisher managed contents. Almost all these contents are hosted and accessed from respective sources. The responsibility for authenticity, relevance, completeness, accuracy, reliability and suitability of these contents rests with the respective organization and NDLI has no responsibility or liability for these. Every effort is made to keep the NDLI portal up and running smoothly unless there are some unavoidable technical issues.
Ministry of Education, through its National Mission on Education through Information and Communication Technology (NMEICT), has sponsored and funded the National Digital Library of India (NDLI) project.
| Sl. | Authority | Responsibilities | Communication Details |
|---|---|---|---|
| 1 | Ministry of Education (GoI), Department of Higher Education |
Sanctioning Authority | https://www.education.gov.in/ict-initiatives |
| 2 | Indian Institute of Technology Kharagpur | Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project | https://www.iitkgp.ac.in |
| 3 | National Digital Library of India Office, Indian Institute of Technology Kharagpur | The administrative and infrastructural headquarters of the project | Dr. B. Sutradhar bsutra@ndl.gov.in |
| 4 | Project PI / Joint PI | Principal Investigator and Joint Principal Investigators of the project |
Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon |
| 5 | Website/Portal (Helpdesk) | Queries regarding NDLI and its services | support@ndl.gov.in |
| 6 | Contents and Copyright Issues | Queries related to content curation and copyright issues | content@ndl.gov.in |
| 7 | National Digital Library of India Club (NDLI Club) | Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach | clubsupport@ndl.gov.in |
| 8 | Digital Preservation Centre (DPC) | Assistance with digitizing and archiving copyright-free printed books | dpc@ndl.gov.in |
| 9 | IDR Setup or Support | Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops | idr@ndl.gov.in |
|
Loading...
|