NDLI: Memristor Bridge Synapse-Based Neural Network and Its Learning

Content Provider	IEEE Xplore Digital Library
Author	Adhikari, S.P. Changju Yang Hyongsuk Kim Chua, L.O.
Copyright Year	2012
Abstract	Analog hardware architecture of a memristor bridge synapse-based multilayer neural network and its learning scheme is proposed. The use of memristor bridge synapse in the proposed architecture solves one of the major problems, regarding nonvolatile weight storage in analog neural network implementations. To compensate for the spatial nonuniformity and nonideal response of the memristor bridge synapse, a modified chip-in-the-loop learning scheme suitable for the proposed neural network architecture is also proposed. In the proposed method, the initial learning is conducted in software, and the behavior of the software-trained network is learned by the hardware network by learning each of the single-layered neurons of the network independently. The forward calculation of the single-layered neuron learning is implemented on circuit hardware, and followed by a weight updating phase assisted by a host computer. Unlike conventional chip-in-the-loop learning, the need for the readout of synaptic weights for calculating weight updates in each epoch is eliminated by virtue of the memristor bridge synapse and the proposed learning scheme. The hardware architecture along with the successful implementation of proposed learning on a three-bit parity network, and on a car detection network is also presented.
Page Count	10
File Size	1340099
Starting Page	1426
Ending Page	1435
File Format	PDF
ISSN	2162237X
Volume Number	23
Issue Number	9
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Memristors Bridge circuits Biological neural networks Neurons Hardware Nonhomogeneous media neural network Chip-in-the-loop memristor memristor bridge synapse
Content Type	Text
Resource Type	Article
Subject	Artificial Intelligence Computer Networks and Communications Computer Science Applications Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Circuit-Based Learning Architecture for Multilayer Neural Networks With Memristor Bridge Synapses

Memristor-Based Cellular Nonlinear/Neural Network: Design, Analysis, and Applications

Memristor-Based Multilayer Neural Networks With Online Gradient Descent Training

Supervised Learning Using Spike-Timing-Dependent Plasticity of Memristive Synapses

Memristor Crossbar-Based Neuromorphic Computing System: A Case Study

Attractivity Analysis of Memristor-Based Cellular Neural Networks With Time-Varying Delays

Neural Learning Circuits Utilizing Nano-Crystalline Silicon Transistors and Memristors

Exponential Stabilization of Memristor-based Chaotic Neural Networks with Time-Varying Delays via Intermittent Control

Ultrahigh Density Memristor Neural Crossbar for On-Chip Supervised Learning

Memristor Bridge Synapse-Based Neural Network and Its Learning

Similar Documents

A Circuit-Based Learning Architecture for Multilayer Neural Networks With Memristor Bridge Synapses

Memristor-Based Cellular Nonlinear/Neural Network: Design, Analysis, and Applications

Memristor-Based Multilayer Neural Networks With Online Gradient Descent Training

Supervised Learning Using Spike-Timing-Dependent Plasticity of Memristive Synapses

Memristor Crossbar-Based Neuromorphic Computing System: A Case Study

Attractivity Analysis of Memristor-Based Cellular Neural Networks With Time-Varying Delays

Neural Learning Circuits Utilizing Nano-Crystalline Silicon Transistors and Memristors

Exponential Stabilization of Memristor-based Chaotic Neural Networks with Time-Varying Delays via Intermittent Control

Ultrahigh Density Memristor Neural Crossbar for On-Chip Supervised Learning

Memristor Bridge Synapse-Based Neural Network and Its Learning