NDLI: Single Exciton Quantum Logic Circuits

Content Provider	IEEE Xplore Digital Library
Author	Ji Ung Lee
Copyright Year	1965
Abstract	We describe new logic devices based on the storage and shuttling of individual excitons, called the single exciton quantum (SEQ) logic. SEQ logic can implement memory, concatenation, fan-out, and gain. The logic circuits are based on quasi 1-D semiconductors that are coupled to quantum dots (QDs) and on the engineering of their respective exciton states. The coding of binary states is based on the presence or absence of excitons in the QD, and the 1-D semiconductors serve as interconnects for shuttling excitons from one QD to another. Here, the QD serves as memory where the storage of excitonic excitations can be controlled electrically. Their transfer between 1-D semiconductors and QDs occurs through efficient nonradiative resonant energy transfer mechanisms. To allow low-power operations, the excitonic energy levels are cascaded to allow funneling of excitons where in the transfer of information is set to flow naturally in the direction of lower energy states. The principle of energy funnel, coupled with high drift velocity of excitons expected in 1-D semiconductors, allows low power, high speed logic circuits that can operate at room temperature. The use of excitons as a state-variable lends naturally to implementing optical interconnects for the input and output of an all-excitonic chip. Here, we describe the fundamental principles behind the proposed SEQ logic circuits, and describe the implementation of a universal nand logic.
Sponsorship	IEEE Lasers and Electro-Optics Society
Starting Page	1158
Ending Page	1164
Page Count	7
File Size	382858
File Format	PDF
ISSN	00189197
Volume Number	48
Issue Number	9
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-09-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Excitons Logic circuits Energy states Inverters Clocks Integrated circuit interconnections CMOS integrated circuits resonant energy transfer Biexciton exciton logic
Content Type	Text
Resource Type	Article
Subject	Atomic and Molecular Physics, and Optics Condensed Matter Physics Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design and application of pipelined dynamic CMOS ternary logic and simple ternary differential logic

Characterization of crosstalk noise in submicron CMOS integrated circuits: an experimental view

Progress of single flux quantum packet switch technology

Energy Consumption in Digital Optical ICs With Plasmon Waveguide Interconnects

Modeling Static Delay Variations in Push–Pull CMOS Digital Logic Circuits Due to Electrical Disturbances in the Power Supply

Analysis of crosstalk interference in CMOS integrated circuits

Semiconductor photonic integrated circuits

Prismatic Coupling Structure for Intrachip Global Communication

Low power SEU immune CMOS memory circuits

Single Exciton Quantum Logic Circuits

Similar Documents

Design and application of pipelined dynamic CMOS ternary logic and simple ternary differential logic

Characterization of crosstalk noise in submicron CMOS integrated circuits: an experimental view

Progress of single flux quantum packet switch technology

Energy Consumption in Digital Optical ICs With Plasmon Waveguide Interconnects

Modeling Static Delay Variations in Push–Pull CMOS Digital Logic Circuits Due to Electrical Disturbances in the Power Supply

Analysis of crosstalk interference in CMOS integrated circuits

Semiconductor photonic integrated circuits

Prismatic Coupling Structure for Intrachip Global Communication

Low power SEU immune CMOS memory circuits

Single Exciton Quantum Logic Circuits