NDLI: Supporting Undergraduate Computer Architecture Students Using a Visual MIPS64 CPU Simulator

Content Provider	IEEE Xplore Digital Library
Author	Patti, D. Spadaccini, A. Palesi, M. Fazzino, F. Catania, V.
Copyright Year	1963
Abstract	The topics of computer architecture are always taught using an Assembly dialect as an example. The most commonly used textbooks in this field use the MIPS64 Instruction Set Architecture (ISA) to help students in learning the fundamentals of computer architecture because of its orthogonality and its suitability for real-world applications. This paper shows how to use the EduMIPS64 visual CPU Simulator as a supporting tool for teaching the standard topics covered by an undergraduate course in computer architecture. The proposed approach is first compared to other similar works in the field, then after a short description of the simulator, the paper focuses on how it can be used for teaching specific topics in an undergraduate computer architecture course. This discussion is then followed by a quantitative assessment of the suitability of the simulator by means of a survey compiled by students themselves; the results show that EduMIPS64 is suitable for the purpose for which it was built-that is, supporting the learning process of computer architecture topics.
Sponsorship	IEEE Education Society
Starting Page	406
Ending Page	411
Page Count	6
File Size	582555
File Format	PDF
ISSN	00189359
Volume Number	55
Issue Number	3
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-08-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Computer architecture Education Visualization Pipeline processing Computers Assembly User interfaces visual simulation Assembly programming distance learning instruction-set simulator teaching methodology
Content Type	Text
Resource Type	Article
Subject	Education Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

1edumips64: a visual cpu simulator for teaching computer architecture.

ViSiMIPS: Visual simulator of MIPS32 pipelined processor

High-performance instruction-set simulator for TMS320C62x DSP

MIPS X-Ray: A plug-in to MARS simulator for datapath visualization

A crowd of Little Man Computers: visual computer simulator teaching tools

Green16: a frugal CPU architecture

The Visual Simulator for Assembly Language Programming

The design of five-stage pipeline CPU based on MIPS

Analysis of the correspondence between programming languages and cpu instruction sets (2008).

Supporting Undergraduate Computer Architecture Students Using a Visual MIPS64 CPU Simulator

Similar Documents

1edumips64: a visual cpu simulator for teaching computer architecture.

ViSiMIPS: Visual simulator of MIPS32 pipelined processor

High-performance instruction-set simulator for TMS320C62x DSP

MIPS X-Ray: A plug-in to MARS simulator for datapath visualization

A crowd of Little Man Computers: visual computer simulator teaching tools

Green16: a frugal CPU architecture

The Visual Simulator for Assembly Language Programming

The design of five-stage pipeline CPU based on MIPS

Analysis of the correspondence between programming languages and cpu instruction sets (2008).

Supporting Undergraduate Computer Architecture Students Using a Visual MIPS64 CPU Simulator