NDLI: Temperature-Aware DVFS for Hard Real-Time Applications on Multicore Processors

Content Provider	IEEE Xplore Digital Library
Author	Hanumaiah, V. Vrudhula, S.
Copyright Year	1968
Abstract	This paper addresses the problem of determining the feasible speeds and voltages of multicore processors with hard real-time and temperature constraints. This is an important problem, which has applications in time-critical execution of programs like audio and video encoding on application-specific embedded processors. Two problems are solved. The first is the computation of the optimal time-varying voltages and speeds of each core in a heterogeneous multicore processor, that minimize the makespan-the latest completion time of all tasks, while satisfying timing and temperature constraints. The solution to the makespan minimization problem is then extended to the problem of determining the feasible speeds and voltages that satisfy task deadlines. The methods presented in this paper also provide a theoretical basis and analytical relations between speed, voltage, power and temperature, which provide greater insight into the early-phase design of processors and are also useful for online dynamic thermal management.
Sponsorship	IEEE Computer Society Technical Committee on Distributed Process IEEE Computer Society Technical Committee on VLSI IEEE Technical Committee on Computer Architecture IEEE Computer Society
Starting Page	1484
Ending Page	1494
Page Count	11
File Size	1977373
File Format	PDF
ISSN	00189340
Volume Number	61
Issue Number	10
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-10-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Multicore processing Program processors Temperature dependence Equations Voltage control Minimization Optimization optimal control. Multicore performance optimization real-time task deadlines dynamic voltage and frequency scaling thermal management makespan minimization leakage dependence on temperature
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Computational Theory and Mathematics Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Performance Optimal Online DVFS and Task Migration Techniques for Thermally Constrained Multi-Core Processors

Energy-Efficient Operation of Multicore Processors by DVFS, Task Migration, and Active Cooling

Thermal-Constrained Task Scheduling on 3-D Multicore Processors for Throughput-and-Energy Optimization

Energy-Efficient Scheduling of Periodic Real-Time Tasks on Lightly Loaded Multicore Processors

Temperature-Aware Scheduling and Assignment for Hard Real-Time Applications on MPSoCs

Stabilizing CPU Frequency and Voltage for Temperature-Aware DVFS in Mobile Devices

Thermal analysis of stochastic DVFS-enabled multicore real-time systems

Dynamic and Leakage Energy Minimization With Soft Real-Time Loop Scheduling and Voltage Assignment

Thermal-Aware Task Scheduling for 3D Multicore Processors

Temperature-Aware DVFS for Hard Real-Time Applications on Multicore Processors

Similar Documents

Performance Optimal Online DVFS and Task Migration Techniques for Thermally Constrained Multi-Core Processors

Energy-Efficient Operation of Multicore Processors by DVFS, Task Migration, and Active Cooling

Thermal-Constrained Task Scheduling on 3-D Multicore Processors for Throughput-and-Energy Optimization

Energy-Efficient Scheduling of Periodic Real-Time Tasks on Lightly Loaded Multicore Processors

Temperature-Aware Scheduling and Assignment for Hard Real-Time Applications on MPSoCs

Stabilizing CPU Frequency and Voltage for Temperature-Aware DVFS in Mobile Devices

Thermal analysis of stochastic DVFS-enabled multicore real-time systems

Dynamic and Leakage Energy Minimization With Soft Real-Time Loop Scheduling and Voltage Assignment

Thermal-Aware Task Scheduling for 3D Multicore Processors

Temperature-Aware DVFS for Hard Real-Time Applications on Multicore Processors