NDLI: Design and Optimization of Multipath Ring Oscillators

Content Provider	IEEE Xplore Digital Library
Author	Hafez, A.A. Chih-Kong Ken Yang
Copyright Year	2004
Abstract	Multipath ring oscillators have been used to generate multiple clock phases and higher oscillation frequencies. This paper presents a modified linear analysis to find an accurate expression for the oscillation frequency and phase noise. The analysis shows that for the same power consumption, the number of phases can be increased without decreasing the oscillation frequency or degrading the phase noise. The expression further indicates factors that determine the oscillation frequency and shows that in principle, the maximum oscillation frequency can exceed that of a three-stage ring oscillator. The analytical results can be used to find the optimum coupling structure of the oscillator to achieve a desired operating frequency and phase noise performance.
Sponsorship	IEEE Circuits and Systems Society
Starting Page	2332
Ending Page	2345
Page Count	14
File Size	1358199
File Format	PDF
ISSN	15498328
Volume Number	58
Issue Number	10
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-10-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Inverters Mathematical model Couplings Equations Ring oscillators Phase noise time-to-digital converters Coupled oscillators digital PLL multipath ring oscillator (MPRO) multiphase oscillator oscillation modes phase noise
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Analysis and Design of Superharmonic Injection-Locked Multipath Ring Oscillators

A Switching-Based Phase Noise Model for CMOS Ring Oscillators Based on Multiple Thresholds Crossing

A 25 GHz Fast-Lock Digital LC PLL With Multiphase Output Using a Magnetically-Coupled Loop of Oscillators

A novel model on phase noise of ring oscillator based on last passage time

Supply-Noise Interactions Among Submodules Inside a Charge-Pump PLL

Design and Analysis of Saturated Ring Oscillators Based on the Random Mid-Point Voltage Concept

A 2.8–3.2-GHz Fractional- $N$ Digital PLL With ADC-Assisted TDC and Inductively Coupled Fine-Tuning DCO

A PSRR Enhancing Method for GRO TDC Based Clock Generation Systems

Analysis of the PLL jitter due to power/ground and substrate noise

Design and Optimization of Multipath Ring Oscillators

Similar Documents

Analysis and Design of Superharmonic Injection-Locked Multipath Ring Oscillators

A Switching-Based Phase Noise Model for CMOS Ring Oscillators Based on Multiple Thresholds Crossing

A 25 GHz Fast-Lock Digital LC PLL With Multiphase Output Using a Magnetically-Coupled Loop of Oscillators

A novel model on phase noise of ring oscillator based on last passage time

Supply-Noise Interactions Among Submodules Inside a Charge-Pump PLL

Design and Analysis of Saturated Ring Oscillators Based on the Random Mid-Point Voltage Concept

A 2.8–3.2-GHz Fractional- $N$ Digital PLL With ADC-Assisted TDC and Inductively Coupled Fine-Tuning DCO

A PSRR Enhancing Method for GRO TDC Based Clock Generation Systems

Analysis of the PLL jitter due to power/ground and substrate noise

Design and Optimization of Multipath Ring Oscillators