NDLI: Development of Single Phase Liquid Cooling Solution for 3-D Silicon Modules

Content Provider	IEEE Xplore Digital Library
Author	Tan, S.P. Kok Chuan Toh Khan, N. Pinjala, D. Kripesh, V.
Copyright Year	2011
Abstract	Demand for increased functionalities and the trend in product miniaturization have created new challenges for electronic packaging. The move to 3-D packages combines the benefits of small footprint packages and through-silicon-vias technology to overcome the limitations. However, thermal management of such packages has become the bottleneck as cooling solutions cannot access the intermediate stacks within the package. A single phase liquid microchannel cooling solution had been designed in this paper to overcome such limitations. First, the thermal resistances within the package had been identified using a 1-D thermal network. The interconnect and silicon substrate (carrier) thermal resistances have been found to be of the same order of magnitude. Flip chip with conductive underfill is chosen as the interconnect scheme balancing the thermal, mechanical, and electrical requirements. Flow distribution in the microchannels and their impact on the thermal performance were also analyzed numerically. A dual inlet, dual outlet microchannel heatsink design with a supply plenum tapering downstream was found to provide the most even flow distribution for removing the heat away from the die. A thermal resistance of 0.15 ^°C/W and lower temperature variation on die can be obtained with such a microchannel array arrangement. Lower hydraulic losses arising from the shorter flow length and lower mean velocities also allowed the integrated pumps to operate either at smaller sizes or higher flowrates. The methodology to derive the cooling solution is presented with due consideration to the silicon fabrication processes involved.
Starting Page	536
Ending Page	544
Page Count	9
File Size	1581689
File Format	PDF
ISSN	21563950
Volume Number	1
Issue Number	4
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-04-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Microchannel Thermal resistance Thermal conductivity Resistance heating Silicon thermal 3-D packaging flow distribution liquid-cooling microchannels
Content Type	Text
Resource Type	Article
Subject	Industrial and Manufacturing Engineering Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

3-D Packaging With Through-Silicon Via (TSV) for Electrical and Fluidic Interconnections

Integrated Liquid Cooling Systems for 3-D Stacked TSV Modules

High heat flux, single-phase microchannel cooling

Fluidic Interconnects in Integrated Liquid Cooling Systems for 3-D Stacked TSV Modules

Design and Optimization of Single-Phase Liquid Cooled Microchannel Heat Sink

Water-Based Microchannel and Galinstan-Based Minichannel Cooling Beyond 1 kW/cm $^{2}$ Heat Flux

Microchannel integrated heat sinks in silicon technology

Thermal design space prediction in two-phase direct liquid cooling

Package thermal resistance: geometrical effects in conventional and hybrid packages

Development of Single Phase Liquid Cooling Solution for 3-D Silicon Modules

Similar Documents

3-D Packaging With Through-Silicon Via (TSV) for Electrical and Fluidic Interconnections

Integrated Liquid Cooling Systems for 3-D Stacked TSV Modules

High heat flux, single-phase microchannel cooling

Fluidic Interconnects in Integrated Liquid Cooling Systems for 3-D Stacked TSV Modules

Design and Optimization of Single-Phase Liquid Cooled Microchannel Heat Sink

Water-Based Microchannel and Galinstan-Based Minichannel Cooling Beyond 1 kW/cm $^{2}$ Heat Flux

Microchannel integrated heat sinks in silicon technology

Thermal design space prediction in two-phase direct liquid cooling

Package thermal resistance: geometrical effects in conventional and hybrid packages

Development of Single Phase Liquid Cooling Solution for 3-D Silicon Modules