NDLI: An Efficient Approach to Correct the Signals and Generate High-Resolution Quadrature Pulses for Magnetic Encoders

Content Provider	IEEE Xplore Digital Library
Author	Hung Van Hoang Jae Wook Jeon
Copyright Year	1982
Abstract	A magnetic encoder (ME) is a kind of sinusoidal encoder using magnetic effects that is currently utilized in many industrial control systems because it has many advantageous characteristics: low cost, simple structure, works in harsh environments, high reliability, and so on. The signals generated by an ME are always disturbed by noises; therefore, these signals are not ideal. The challenge is to achieve the highest resolution and to get the maximum operating speed as well as to use the most cost-effective hardware. To solve this problem, this paper humbly proposes an effective approach, which contains two parts: The main part is “compensating the noisy signals of MEs” by applying a new proposed method called the advanced adaptive digital phase-locked loop (AADPLL), while the second is a pulse interpolator which generates high-resolution quadrature pulses. The AADPLL algorithm provides a robust filtering characteristic to eliminate the noises and improve the accuracy of the ME's input signals. It also takes advantage of tracking high-speed input signals without time lag, unlike the traditional filters. Additionally, the computation burden is significantly reduced in this algorithm to allow it to be easily implemented in a low-cost processor. The pulse interpolator is based on an existing idea that extracts high-order sinusoids from the original ME signals. However, a new scheme is presented to achieve higher resolution per period with smaller noises affecting the output pulses. Both parts are mainly implemented in a unique hardware platform using a low-cost digital signal processor, such as the TMS320F2812, combined with a small-size field-programmable gate array. This method has already been applied to control a linear motor without using an expensive optical linear encoder. Practical results are provided to demonstrate the effectiveness of the proposed method.
Sponsorship	IEEE Industrial Electronics Society
Starting Page	3634
Ending Page	3646
Page Count	13
File Size	2406730
File Format	PDF
ISSN	02780046
Volume Number	58
Issue Number	8
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-08-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Noise Phase locked loops Signal resolution Detectors Time frequency analysis Cutoff frequency Bandwidth sinusoidal encoders Adaptive digital phase-locked loop (PLL) interpolator magnetic encoders (MEs) phase detection pulse correction pulse generator
Content Type	Text
Resource Type	Article
Subject	Control and Systems Engineering Electrical and Electronic Engineering Computer Science Applications

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A FIR-Embedded Phase Interpolator Based Noise Filtering for Wide-Bandwidth Fractional-N PLL

A high-resolution interpolator for incremental encoders based on the quadrature PLL method

Method for a Constant Loop Bandwidth in LC-VCO PLL Frequency Synthesizers

Addressing DC Component in PLL and Notch Filter Algorithms

Adaptive-Bandwidth Phase-Locked Loop With Continuous Background Frequency Calibration

A Systematic Approach to Design High-Order Phase-Locked Loops

A Spur Suppression Technique Using an Edge-Interpolator for a Charge-Pump PLL

A 9.95–11.3-Gb/s XFP Transceiver in 0.13-$mu{hbox {m}}$ CMOS

A CMOS Class-D Line Driver Employing a Phase-Locked Loop Based PWM Generator

An Efficient Approach to Correct the Signals and Generate High-Resolution Quadrature Pulses for Magnetic Encoders

Similar Documents

A FIR-Embedded Phase Interpolator Based Noise Filtering for Wide-Bandwidth Fractional-N PLL

A high-resolution interpolator for incremental encoders based on the quadrature PLL method

Method for a Constant Loop Bandwidth in LC-VCO PLL Frequency Synthesizers

Addressing DC Component in PLL and Notch Filter Algorithms

Adaptive-Bandwidth Phase-Locked Loop With Continuous Background Frequency Calibration

A Systematic Approach to Design High-Order Phase-Locked Loops

A Spur Suppression Technique Using an Edge-Interpolator for a Charge-Pump PLL

A 9.95–11.3-Gb/s XFP Transceiver in 0.13-$mu{hbox {m}}$ CMOS

A CMOS Class-D Line Driver Employing a Phase-Locked Loop Based PWM Generator

An Efficient Approach to Correct the Signals and Generate High-Resolution Quadrature Pulses for Magnetic Encoders