NDLI: Real-Time FPGA-Based Hardware-in-the-Loop Simulation Test Bench Applied to Multiple-Output Power Converters

Content Provider	IEEE Xplore Digital Library
Author	Lucía, O. Urriza, I. Barragán, L.A. Navarro, D. Jiménez, O. Burdío, J.M.
Copyright Year	1972
Abstract	This paper presents a hardware-in-the-loop (HIL) simulation technique applied to a series-resonant multiple-output inverter for new multi-inductor domestic induction heating platforms. The control of the topology is based on a system-on-programmable chip (SoPC) solution, which combines the MicroBlaze embedded soft-core processor and a customized peripheral that generates the power converter control signals. The firmware is written in C, and the customized peripheral is described using a hardware description language. Simulating the whole system using digital or mixed-signal simulation tools is a very time-consuming task due to the embedded processor model complexity, and additionally, it does not support tracing C instructions. To overcome these limitations, this paper proposes a real-time simulation test bench. The embedded processor core, peripherals, and the power converter model are all implemented into the same field-programmable gate array (FPGA). Using the hardware and software debugging tools supplied by the FPGA vendor, currents and voltages of the power converter model are monitored, and firmware C instructions are traced while running on the embedded processor core. Then, it is presented a design flow that is proven to be an effective and low-cost solution to verify the functionality of the customized peripheral and to implement a platform to perform firmware verification.
Sponsorship	IEEE Industry Applications Society
Starting Page	853
Ending Page	860
Page Count	8
File Size	1133110
File Format	PDF
ISSN	00939994
Volume Number	47
Issue Number	2
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-03-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Converters Field programmable gate arrays Load modeling Hardware Modulation Computer architecture Inverters resonant inverters Electromagnetic induction field-programmable gate arrays (FPGAs) modeling
Content Type	Text
Resource Type	Article
Subject	Industrial and Manufacturing Engineering Control and Systems Engineering Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Real-time FPGA-based Hardware-in-the-Loop development test-bench for multiple output power converters

FPGA-Based Test-Bench for Resonant Inverter Load Characterization

FPGA Implementation of a Switching Frequency Modulation Circuit for EMI Reduction in Resonant Inverters for Induction Heating Appliances

Medium voltage multi-level inverters: Hardware-in-the-loop (HIL) simulations

FPGA-Based Real-Time Emulation of Power Electronic Systems With Detailed Representation of Device Characteristics

Three-Phase VSI with FPGA-Based Multisampled Space Vector Modulation

Reconfigurable Power Quality Analyzer Applied to Hardware-in-Loop Test Bench

FPGA based real time simulation of a Matrix Converter

FPGA implementation of a gain-scheduled controller for transient optimization of resonant converters applied to induction heating

Real-Time FPGA-Based Hardware-in-the-Loop Simulation Test Bench Applied to Multiple-Output Power Converters

Similar Documents

Real-time FPGA-based Hardware-in-the-Loop development test-bench for multiple output power converters

FPGA-Based Test-Bench for Resonant Inverter Load Characterization

FPGA Implementation of a Switching Frequency Modulation Circuit for EMI Reduction in Resonant Inverters for Induction Heating Appliances

Medium voltage multi-level inverters: Hardware-in-the-loop (HIL) simulations

FPGA-Based Real-Time Emulation of Power Electronic Systems With Detailed Representation of Device Characteristics

Three-Phase VSI with FPGA-Based Multisampled Space Vector Modulation

Reconfigurable Power Quality Analyzer Applied to Hardware-in-Loop Test Bench

FPGA based real time simulation of a Matrix Converter

FPGA implementation of a gain-scheduled controller for transient optimization of resonant converters applied to induction heating

Real-Time FPGA-Based Hardware-in-the-Loop Simulation Test Bench Applied to Multiple-Output Power Converters